Analog circuit and semiconductor device

US9419020B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9419020-B2
Application numberUS-201414339540-A
CountryUS
Kind codeB2
Filing dateJul 24, 2014
Priority dateOct 21, 2009
Publication dateAug 16, 2016
Grant dateAug 16, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An object is to obtain a semiconductor device having a high sensitivity in detecting signals and a wide dynamic range, using a thin film transistor in which an oxide semiconductor layer is used. An analog circuit is formed with the use of a thin film transistor including an oxide semiconductor which has a function as a channel formation layer, has a hydrogen concentration of 5×10 19 atoms/cm 3 or lower, and substantially functions as an insulator in the state where no electric field is generated. Thus, a semiconductor device having a high sensitivity in detecting signals and a wide dynamic range can be obtained.

First claim

Opening claim text (preview).

The invention claimed is: 1. A semiconductor device comprising: a first transistor, the first transistor comprising an oxide semiconductor in a channel region; a second transistor, the second transistor comprising: a gate over a substrate; a gate insulating layer over the gate; an oxide semiconductor layer over the gate insulating layer, wherein the oxide semiconductor layer and the gate are overlapped with each other; an oxide insulating layer over the oxide semiconductor layer, wherein the oxide insulating layer and the gate are overlapped with each other; and a source and a drain over the oxide insulating layer, a third transistor; a capacitor; a light-emitting element; a first line; and a second line, wherein one of a source and a drain of the first transistor is electrically connected to the first line, wherein the other one of the source and the drain of the first transistor is electrically connected to the gate of the second transistor and one terminal of the capacitor, wherein the other one terminal of the capacitor is electrically connected to one of the source and the drain of the second transistor, one of a source and a drain of the third transistor, and the light-emitting element, wherein the other one of the source and the drain of the second transistor is electrically connected to the second line, wherein the oxide semiconductor layer comprises In, Ga, and Zn, and wherein a gate of the first transistor is not directly connected to a gate of the third transistor. 2. The semiconductor device according to claim 1 , wherein the source and the drain of the second transistor cover edge portions of the oxide semiconductor layer. 3. The semiconductor device according to claim 1 , wherein an off-state current of the second transistor is 10 −13 A or less at a drain voltage of 1V to 10V and a gate voltage of −5V to −20V. 4. The semiconductor device according to claim 1 , further comprising: a fourth transistor; and a third line, wherein one of a source and a drain of the fourth transistor is electrically connected to the first line, wherein the gate of the first transistor and a gate of the fourth transistor are electrically connected to the third line, wherein the other one of the source and the drain of the fourth transistor is electrically connected to one of the source and the drain of the third transistor, wherein the other one of the source and the drain of the third transistor is electrically connected to the other one terminal of the capacitor, the one of the source and the drain of the second transistor, and the light-emitting element, wherein the gate of the third transistor is electrically connected to the other one of the source and the drain of the first transistor, the gate of the second transistor, and the one terminal of the capacitor, and wherein each of the third transistor and the fourth transistor comprises an oxide semiconductor in a channel region. 5. A display device comprising a display portion and a housing, wherein the display portion comprises the semiconductor device according to claim 1 . 6. A cellular phone comprising a display portion, a speaker, an operation button, and a microphone, wherein the display portion comprises the semiconductor device according to claim 1 . 7. The semiconductor device according to claim 1 , wherein the semiconductor device comprised four light-emitting elements including the light-emitting element, wherein one of the four light-emitting elements is a green light-emitting element, wherein one of the four light-emitting elements is a red light-emitting element, wherein one of the four light-emitting elements is a blue light-emitting element, and wherein one of the four light-emitting elements is a white light-emitting element. 8. A semiconductor device comprising: a first transistor; a second transistor, the second transistor comprising: a gate over a substrate; a gate insulating layer over the gate; an oxide semiconductor layer over the gate insulating layer, wherein the oxide semiconductor layer and the gate are overlapped with each other; an oxide insulating layer over the oxide semiconductor layer, wherein the oxide insulating layer and the gate are overlapped with each other; and a source and a drain over the oxide insulating layer, a third transistor; a capacitor; a light-emitting element; a first line; and a second line, wherein one of a source and a drain of the first transistor is electrically connected to the first line, wherein the other one of the source and the drain of the first transistor is electrically connected to the gate of the second transistor and one terminal of the capacitor, wherein the other one terminal of the capacitor is electrically connected to one of the source and the drain of the second transistor, one of a source and a drain of the third transistor, and the light-emitting element, wherein the other one of the source and the drain of the second transistor is electrically connected to the second line, wherein the oxide semiconductor layer comprises In, Ga, and Zn, and wherein a gate of the first transistor is not directly connected to a gate of the third transistor. 9. The semiconductor device according to claim 8 , wherein the source and the drain of the second transistor cover edge portions of the oxide semiconductor layer. 10. The semiconductor device according to claim 8 , wherein an off-state current of the second transistor is 10 −13 A or less at a drain voltage of 1V to 10V and a gate voltage of −5V to −20V. 11. The semiconductor device according to claim 8 , further comprising: a fourth transistor; and a third line, wherein one of a source and a drain of the fourth transistor is electrically connected to the first line, wherein the gate of the first transistor and a gate of the fourth transistor are electrically connected to the third line, wherein the other one of the source and the drain of the fourth transistor is electrically connected to one of the source and the drain of the third transistor, wherein the other one of the source and the drain of the third transistor is electrically connected to the other one terminal of the capacitor, the one of the source and the drain of the second transistor, and the light-emitting element, wherein the gate of the third transistor is electrically connected to the other one of the source and the drain of the first transistor, the gate of the second transistor, and the one terminal of the capacitor, and wherein each of the third transistor and the fourth transistor comprises an oxide semiconductor in a channel region. 12. A display device comprising a display portion and a housing, wherein the display portion comprises the semiconductor device according to claim 8 . 13. A cellular phone comprising a display portion, a speaker, an operation button, and a microphone, wherein the display portion comprises the semiconductor device according to claim 8 . 14. The semiconductor device according to claim 8 , wherein the semiconductor device comprised four light-emitting elements including the light-emitting element, wherein one of the four light-emitting elements is a green light-emitting element, wherein one of the four light-emitting elements is a red light-emitting element, wherein one of the four light-emitting elements is a blue light-emitting element, and wherein one of the four light-emitting elements is a white light-emitting element. 15. A semiconductor device comprising: a first transistor, the first transistor comprising an oxide semiconductor in a channel region; a second

Assignees

Inventors

Classifications

  • for a display module assembly · CPC title

  • Casings; Cabinets {; Supports therefor;} Mountings therein (H04R1/28 takes precedence {; attachments for microphones H04R1/08; mounting of transducers in earpieces H04R1/1075}) · CPC title

  • semiconductive, e.g. using light-emitting diodes [LED] · CPC title

  • Manufacturing their channels · CPC title

  • Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9419020B2 cover?
An object is to obtain a semiconductor device having a high sensitivity in detecting signals and a wide dynamic range, using a thin film transistor in which an oxide semiconductor layer is used. An analog circuit is formed with the use of a thin film transistor including an oxide semiconductor which has a function as a channel formation layer, has a hydrogen concentration of 5×10 19 atoms/cm 3…
Who is the assignee on this patent?
Semiconductor Energy Lab
What technology area does this patent fall under?
Primary CPC classification H10D86/60. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 16 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).