Semiconductor memory device
US-8976590-B2 · Mar 10, 2015 · US
Semiconductor memory for capacitively biasing multiple source lines
US9417818B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9417818-B2 |
| Application number | US-201314031911-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 19, 2013 |
| Priority date | Sep 25, 2012 |
| Publication date | Aug 16, 2016 |
| Grant date | Aug 16, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A memory block area in a semiconductor memory includes program segments. Each program segment includes a group of memory cells arranged at positions where word lines and bit lines intersect and connected to a common source line. The word lines are shared by the program segments. At program operation time source line switches are used for supplying first voltage to a source line in a program segment, of the program segments, including a memory cell to be programmed and supplying second voltage to a source line in a program segment, of the program segments, not including the memory cell to be programmed.
First claim
Opening claim text (preview).
What is claimed is: 1. A semiconductor memory comprising: a plurality of memory blocks which each includes a group of memory cells arranged at positions where a group of word lines and a group of bit lines intersect and connected to a common source line; each memory cell, of the group of memory cells, including a gate directly connected to a word line of the group of word lines, a drain directly connected to a bit line of the group of bit lines and a source directly connected to t…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
- G06F3/0679Primary
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9417818B2 cover?
- A memory block area in a semiconductor memory includes program segments. Each program segment includes a group of memory cells arranged at positions where word lines and bit lines intersect and connected to a common source line. The word lines are shared by the program segments. At program operation time source line switches are used for supplying first voltage to a source line in a program seg…
- Who is the assignee on this patent?
- Socionext Inc
- What technology area does this patent fall under?
- Primary CPC classification G06F3/0679. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Aug 16 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).