Method of manufacturing semiconductor apparatus

US9412785B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9412785-B2
Application numberUS-201414337488-A
CountryUS
Kind codeB2
Filing dateJul 22, 2014
Priority dateAug 22, 2013
Publication dateAug 9, 2016
Grant dateAug 9, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of manufacturing a semiconductor apparatus comprising forming an electrode on a structure provided on a substrate, the structure including a wiring pattern and an interlayer insulation film, forming a first film covering the electrode and the structure, forming an opening in a portion of the first film inside an outer edge of a convex portion formed by steps between upper faces of the electrode and the structure so as to expose a first portion as a portion of the upper face of the electrode, forming a second film covering the first film and the first portion, forming a protective film covering the first portion, the convex portion, and a periphery of the convex portion by patterning the second film, and forming a third film on the first film and the protective film by spin coating.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of manufacturing a solid-state imaging apparatus, comprising a plurality of photoelectric conversion portions arranged on a substrate, a plurality of microlenses provided in correspondence with the plurality of photoelectric conversion portions, and a plurality of color filters provided between the plurality of photoelectric conversion portions and the plurality of microlenses, the method comprising: forming an electrode on a structure provided on the substrate, the structure including a wiring pattern and an interlayer insulation film; forming a first film having insulating properties, the first film covering the electrode and the structure; forming an opening in a portion of the first film inside an outer edge of a convex portion formed by steps between an upper face of the electrode and an upper face of the structure so as to expose a first portion as a portion of the upper face of the electrode; forming a second film covering the first film and the first portion; patterning the second film to form a first color filter and a protective film simultaneously, the first color filter being one of the plurality of color filters, and the protective film covering the first portion, the convex portion, and a periphery of the convex portion; and forming a third film on the first film and the protective film by spin coating. 2. The method according to claim 1 , wherein the apparatus includes a pixel region and an electrode region when viewed from an upper side, wherein the plurality of photoelectric conversion portions, the plurality of microlenses, and the plurality of color filters are provided in the pixel region, wherein the electrode and the protective film are provided in the electrode region, and wherein, in the patterning the second film, the second film is patterned such that, in the electrode region among the pixel region and the electrode region, a distance from the outer edge of the convex portion of the first film to an outer edge of the protective film becomes not less than 40 μm. 3. The method according to claim 1 , wherein the protective film is made of the same member as the first color filter having one of a plurality of colors. 4. The method according to claim 1 , further comprising forming a second color filter having a color different from the first color filter by performing exposure processing and development processing for the third film formed in the forming the third film. 5. The method according to claim 4 , further comprising forming a third color filter before the forming the third film. 6. The method according to claim 1 , further comprising, after the forming the third film, removing the protective film and the third film and forming an opening so as to partially expose the upper face of the electrode. 7. The method according to claim 1 , wherein a thickness of the second film is larger than that of the electrode. 8. The method according to claim 1 , wherein the second film covers the first film located on the electrode, and covers the first film that is not located on the electrode and has a flat upper face.

Assignees

Inventors

Classifications

  • directly associated or integrated with the devices, e.g. back reflectors (directly associated or integrated with photovoltaic cells H10F77/42) · CPC title

  • Colour filters · CPC title

  • of coatings or optical elements · CPC title

  • H10F39/026Primary

    Wafer-level processing · CPC title

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9412785B2 cover?
A method of manufacturing a semiconductor apparatus comprising forming an electrode on a structure provided on a substrate, the structure including a wiring pattern and an interlayer insulation film, forming a first film covering the electrode and the structure, forming an opening in a portion of the first film inside an outer edge of a convex portion formed by steps between upper faces of the …
Who is the assignee on this patent?
Canon Kk
What technology area does this patent fall under?
Primary CPC classification H10F39/026. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 09 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).