Method for ensuring remediation of hung multiplexer bus channels
US-2015046746-A1 · Feb 12, 2015 · US
US9411771B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9411771-B2 |
| Application number | US-201414146011-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 2, 2014 |
| Priority date | Oct 22, 2013 |
| Publication date | Aug 9, 2016 |
| Grant date | Aug 9, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A server system includes a baseboard management controller and calculation modules. Each calculation module includes a system on chip, slave devices and a switch. The switch is connected with the baseboard management controller, the system on chip and the slave devices. The switch issues an address selection signal to select one of the slave devices to be connected with the switch. The switch switches the baseboard management controller and the system on chip to be connected with one of the slave devices by a control signal.
Opening claim text (preview).
What is claimed is: 1. A server system, comprising: a baseboard management controller; a plurality of calculation modules, each of the calculation modules comprising: a system on chip; a plurality of slave devices; and a switch connected with the baseboard management controller, the system on chip and the slave devices; wherein the baseboard management controller and the system on chip are master devices of an I2C bus, and the slave devices are slave devices of an I2C bus, wherein the switch not only selects one of the baseboard management controller and the system on chip but also selects one of the slave devices to be connected together; wherein the switch transfers an address included signal to select one of the slave devices to be connected with the switch, and the switch switches between the baseboard management controller and the system on chip according to a control signal to make one of the baseboard management controller and the system on chip be connected with one of the slave devices. 2. The server system of claim 1 , wherein one of the slave devices is a memory, and when a server is on standby power status the baseboard management controller receives data stored in the memory through the switch, and when the server is powered on the switch switches the system on chip to receive data stored in the memory. 3. The server system of claim 1 , wherein one of the slave devices is a network interface controller; the baseboard management controller monitors the temperature of the network interlace controller, and the switch switches the system on chip to access the temperature of the network interface controller. 4. The server system of claim 1 , wherein one of the slave devices is a voltage regulator which supplies power to the system on chip and the system on chip accesses a voltage value of the voltage regulator, and the switch switches the baseboard management controller to monitor the temperature of the voltage regulator. 5. The server system of claim 1 , further comprising a demultiplexer, wherein the baseboard management controller is connected with the calculation modules through the demultiplexer. 6. The server system of claim 1 , wherein the switch is a multiplexer. 7. The server system of claim 1 , wherein the baseboard management controller or the system on chip transfer the address included signal to the switch. 8. The server system of claim 1 , wherein the switch connected with the baseboard management controller, the system on chip and the slave devices respectively by I2C bus. 9. The server system of claim 1 , wherein the baseboard management controller and the system on chip are master devices. 10. The server system of claim 1 , wherein the control signal is provided by the baseboard management controller or system on chip.
in an input/output transactions management context (input/output processing in general G06F13/00) · CPC title
using independent requests or grants, e.g. using separated request and grant lines · CPC title
using a clocked protocol · CPC title
using switching circuits, e.g. switching matrix, connection or expansion network (G06F13/4009 takes precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.