Method and circuitry for regulating a voltage

US9411353B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9411353-B2
Application numberUS-201414194103-A
CountryUS
Kind codeB2
Filing dateFeb 28, 2014
Priority dateFeb 28, 2014
Publication dateAug 9, 2016
Grant dateAug 9, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In response to a first reference voltage, a regulator regulates an output voltage of a line, so that the output voltage is approximately equal to a target voltage. In response to the output voltage rising above a second reference voltage, pull down circuitry draws current from the line. In response to the output voltage falling below the second reference voltage by at least a predetermined amount, the pull down circuitry ceases to draw current from the line. The first and second reference voltages are based upon a same band gap reference as one another.

First claim

Opening claim text (preview).

What is claimed is: 1. Circuitry for regulating a voltage, the circuitry comprising: a regulator including an amplifier and a first transistor, the amplifier having an output node and first and second input nodes, the amplifier's output node being connected to a gate of the first transistor, the amplifier's first input node being connected to a first reference voltage, a source of the first transistor being coupled to a ground through first and second resistors in series, the source of the first transistor being connected to a line, and the amplifier's second input node being connected between the first and second resistors, wherein the regulator is to regulate an output voltage of the line in response to the first reference voltage, so that the output voltage is approximately equal to a target voltage; and pull down circuitry including a comparator and second and third transistors, the comparator having an output node and first and second input nodes, the comparator's output node being connected to operate a switch, the comparator's first input node being connected to the line, the comparator's second input node being connected to a second reference voltage, a drain of the third transistor being connected to the line and the second transistor being connected to conduct a substantially constant amount of current from a current source, wherein the pull down circuitry is to: in response to the output voltage rising above the second reference voltage, draw current from the line by the comparator operating the switch to connect a gate of the third transistor to a gate of the second transistor; and, in response to the output voltage falling below the second reference voltage by at least a predetermined amount, cease drawing the current from the line by the comparator operating the switch to turn off the third transistor, wherein the first and second reference voltages are based upon a same band gap reference as one another. 2. The circuitry of claim 1 , wherein the regulator and the pull down circuitry are comparably affected by variation in one or more environmental conditions. 3. The circuitry of claim 1 , wherein the environmental conditions include at least one of process, voltage and temperature. 4. The circuitry of claim 3 , wherein the environmental conditions include at least two of process, voltage and temperature. 5. The circuitry of claim 1 , wherein the output voltage is a supply voltage to a processor. 6. The circuitry of claim 1 , wherein the second reference voltage equals the target voltage plus ΔL OV , wherein ΔL OV is a predetermined level for detecting an overshoot condition. 7. The circuitry of claim 1 , wherein the second reference voltage is below a permitted maximum level of the output voltage. 8. The circuitry of claim 1 , wherein the regulator includes first and second resistors whose resistances are R 1 and R 2 respectively, wherein the line is coupled to a ground through the first and second resistors in series, and wherein the target voltage equals the first reference voltage multiplied by (R 1 +R 2 )/R 2 . 9. The circuitry of claim 1 , wherein the pull down circuitry includes a comparator for: comparing the output voltage to the second reference voltage; and outputting at least one signal in response to the comparing. 10. The circuitry of claim 1 , wherein drawing current includes: drawing a substantially constant amount of current. 11. A method of regulating a voltage, the method comprising: with a regulator that includes an amplifier and a first transistor, the amplifier having an output node and first and second input nodes, the amplifier's output node being connected to a gate of the first transistor, the amplifier's first input node being connected to a first reference voltage, a source of the first transistor being coupled to a ground through first and second resistors in series, the source of the first transistor being connected to a line, and the amplifier's second input node being connected between the first and second resistors, regulating an output voltage of the line in response to the first reference voltage, so that the output voltage is approximately equal to a target voltage; and with pull down circuitry that includes a comparator and second and third transistors, the comparator having an output node and first and second input nodes, the comparator's output node being connected to operate a switch, the comparator's first input node being connected to the line, the comparator's second input node being connected to a second reference voltage, a drain of the third transistor being connected to the line and the second transistor being connected to conduct a substantially constant amount of current from a current source: in response to the output voltage rising above the second reference voltage, drawing current from the line by the comparator operating the switch to connect a gate of the third transistor to a gate of the second transistor; and, in response to the output voltage falling below the second reference voltage by at least a predetermined amount, ceasing to draw the current from the line by the comparator operating the switch to turn off the third transistor, wherein the first and second reference voltages are based upon a same band gap reference as one another. 12. The method of claim 11 , wherein the regulator and the pull down circuitry are comparably affected by variation in one or more environmental conditions. 13. The method of claim 11 , wherein the environmental conditions include at least one of process, voltage and temperature. 14. The method of claim 13 , wherein the environmental conditions include at least two of process, voltage and temperature. 15. The method of claim 11 , wherein the output voltage is a supply voltage to a processor. 16. The method of claim 11 , wherein the second reference voltage equals the target voltage plus ΔL OV , wherein ΔL OV is a predetermined level for detecting an overshoot condition. 17. The method of claim 11 , wherein the second reference voltage is below a permitted maximum level of the output voltage. 18. The method of claim 11 , wherein the regulator includes first and second resistors whose resistances are R 1 and R 2 respectively, wherein the line is coupled to a ground through the first and second resistors in series, and wherein the target voltage equals the first reference voltage multiplied by (R 1 +R 2 )/R 2 . 19. The method of claim 11 , wherein the pull down circuitry includes a comparator, and including: with the comparator: comparing the output voltage to the second reference voltage; and outputting at least one signal in response to the comparing. 20. The method of claim 11 , wherein drawing current includes: drawing a substantially constant amount of current. 21. Circuitry for regulating a voltage, the circuitry comprising: a regulator including an amplifier and a first transistor, the amplifier having an output node and first and second input nodes, the amplifier's output node being connected to a gate of the first transistor, the amplifier's first input node being connected to a first reference voltage, a source of the first transistor being coupled to a ground through first and second resistors in series, the source of the first transistor being connected to a line, and the amplifier's second input node being connected between the first and second resistors, wherein the regulator is to regulate an output voltage of the line in response to the first reference voltage, so that the output voltage is

Assignees

Inventors

Classifications

  • Regulators using the difference between the base-emitter voltages of two bipolar transistors operating at different current densities (G05F3/26 takes precedence) · CPC title

  • G05F3/02Primary

    Regulating voltage or current · CPC title

  • Power supply means, e.g. regulation thereof (for memories G11C) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9411353B2 cover?
In response to a first reference voltage, a regulator regulates an output voltage of a line, so that the output voltage is approximately equal to a target voltage. In response to the output voltage rising above a second reference voltage, pull down circuitry draws current from the line. In response to the output voltage falling below the second reference voltage by at least a predetermined amou…
Who is the assignee on this patent?
Texas Instruments Inc
What technology area does this patent fall under?
Primary CPC classification G05F3/02. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 09 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).