Integrated circuit comprising a frequency dependent circuit, wireless device and method of adjusting a frequency

US9407199B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9407199-B2
Application numberUS-201514606457-A
CountryUS
Kind codeB2
Filing dateJan 27, 2015
Priority dateAug 27, 2014
Publication dateAug 2, 2016
Grant dateAug 2, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An integrated circuit comprises a frequency dependent circuit comprising an input node, an output node and a main bank of selectable first capacitive elements that affect a frequency characteristic of the frequency dependent circuit. The frequency dependent circuit further comprises at least one shunt bank of selectable second capacitive elements located between ground and one of the input node or the output node, wherein at least one selectable second capacitive element switched out of the frequency dependent circuit is based on a number of the selectable first capacitive elements that are switched into the frequency dependent circuit.

First claim

Opening claim text (preview).

The invention claimed is: 1. An integrated circuit for a wireless device, the integrated circuit comprising a frequency dependent circuit comprising: an input node; an output node; a main bank of selectable first capacitive elements that affect a frequency characteristic of the frequency dependent circuit; a first shunt bank of selectable second capacitive elements located between ground and the input node; a second shunt bank of selectable second capacitive elements located between ground and the output node; a phase locked loop comprising a phase frequency detector and a voltage controlled oscillator, an output of phase frequency detector coupled to an input of the voltage controlled oscillator, wherein the input node defines an input of the voltage controlled oscillator and the output node defines an output of the voltage controlled oscillator, and wherein the phase frequency detector is coupled to receive a reference frequency and is coupled to a divided frequency output of the voltage controlled oscillator with a switch; and a controller configured to: apply a tuning voltage to the phase frequency detector; control the switch to open a loop of the phase locked loop; and subsequent to opening the loop of the phase locked loop, selectively enable or disable at least one selectable second capacitive element as a function of a number of the selectable first capacitive elements that are switched into the frequency dependent circuit. 2. The integrated circuit of claim 1 , wherein the selectable second capacitive element(s) enabled or disabled are a function of a parasitic capacitance effect due to the number of the selectable first capacitive elements that are switched into the frequency dependent circuit. 3. The integrated circuit of claim 1 , wherein the controller is arranged to switch out corresponding selectable second capacitive elements of the first shunt bank and second shunt bank of the frequency dependent circuit. 4. The integrated circuit of claim 3 , wherein a capacitance value of a selected capacitive element from the first shunt bank of selectable second capacitive elements corresponds to a capacitance value of a selected second capacitive element from the second shunt bank of selectable second capacitive elements such that a combination of a total shunt capacitance of the first shunt bank of selectable second capacitive elements and second shunt bank of selectable second capacitive elements is substantially constant. 5. The integrated circuit of claim 1 , wherein the controller is arranged to switch out at least one selectable second capacitive element to maintain a constant capacitance adjustment step independent of the number of the selectable first capacitive elements that are switched into the frequency dependent circuit. 6. The integrated circuit of claim 1 , wherein the controller is operably coupled to the main bank of selectable first capacitive elements and configured to apply a first control signal to switch a number of the selectable first capacitive elements in or out of the frequency dependent circuit to affect the frequency characteristic of the frequency dependent circuit. 7. The integrated circuit of claim 1 , wherein the controller is operably coupled to the first shunt bank and configured to apply a control signal to switch the selectable second capacitive elements in or out of the frequency dependent circuit. 8. The integrated circuit of claim 7 , wherein the control signal comprises a control word and the controller is operably coupled to both the main bank of selectable first capacitive elements and the first shunt bank. 9. The integrated circuit of claim 1 , wherein at least one from a group of: the main bank of selectable first capacitive elements, the first shunt bank, and the second shunt bank, comprises binary weighted capacitive banks or thermometric controlled capacitive banks. 10. The integrated circuit of claim 1 , wherein the main bank of selectable first capacitive elements comprises a bank of coarse-tuning capacitor elements in parallel with a bank of fine-tuning capacitor elements. 11. The integrated circuit of claim 10 , wherein a shunt bank switched into or out of the frequency dependent circuit corresponds to at least one capacitive element of the bank of fine-tuning capacitor elements being switched out of or into the frequency dependent circuit. 12. The integrated circuit of claim 1 , wherein at least one from a group of: the main bank of selectable first capacitive elements, the first shunt bank, and the second shunt bank, comprises a plurality of varactors. 13. The integrated circuit of claim 12 , wherein the plurality of varactors are formed from at least one of: bipolar junction transistor switched capacitances, metal oxide semiconductor based switched capacitances. 14. The integrated circuit of claim 1 , wherein the frequency characteristic is a resonant frequency of the frequency dependent circuit. 15. The integrated circuit of claim 1 , wherein the device is from a group of: a long range radar device, short range radar device, operating at millimeter waveform frequencies. 16. A wireless device, comprising a frequency dependent circuit comprising: an input node; an output node; a main bank of selectable first capacitive elements that affect a frequency characteristic of the frequency dependent circuit; a first shunt bank of selectable second capacitive elements located between ground and the input node; a second shunt bank of selectable second capacitive elements located between ground and the output node; a phase locked loop comprising a phase frequency detector and a voltage controlled oscillator, an output of phase frequency detector coupled to an input of the voltage controlled oscillator, wherein the input node defines an input of the voltage controlled oscillator and the output node defines an output of the voltage controlled oscillator, and wherein the phase frequency detector is coupled to receive a reference frequency and is coupled to a divided frequency output of the voltage controlled oscillator with a switch; and a controller configured to: apply a tuning voltage to the phase frequency detector; control the switch to open a loop of the phase locked loop; and subsequent to opening the loop of the phase locked loop, selectively enable or disable at least one selectable second capacitive element as a function of a number of the selectable first capacitive elements that are switched into the frequency dependent circuit.

Assignees

Inventors

Classifications

  • including measures to switch a capacitor · CPC title

  • H03B5/1265Primary

    switched capacitors · CPC title

  • using a frequency divider or counter in the loop (H03L7/20, H03L7/22 take precedence) · CPC title

  • H03B5/24Primary

    active element in amplifier being semiconductor device (H03B5/26 takes precedence) · CPC title

  • the means comprising voltage variable capacitance diodes · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9407199B2 cover?
An integrated circuit comprises a frequency dependent circuit comprising an input node, an output node and a main bank of selectable first capacitive elements that affect a frequency characteristic of the frequency dependent circuit. The frequency dependent circuit further comprises at least one shunt bank of selectable second capacitive elements located between ground and one of the input node…
Who is the assignee on this patent?
Pavao-Moreira Cristian, Goumballa Birama, Yin Yi, and 1 more
What technology area does this patent fall under?
Primary CPC classification H03B5/1265. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 02 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).