Load drive circuit, light emitting diode driver, and display device
US-2024397595-A1 · Nov 28, 2024 · US
US9401118B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9401118-B2 |
| Application number | US-60469209-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 23, 2009 |
| Priority date | Dec 24, 2008 |
| Publication date | Jul 26, 2016 |
| Grant date | Jul 26, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display apparatus includes: a plurality of pixel blocks, each pixel block of the plurality of pixel blocks including a first pixel electrode connected to a first switching element and a second pixel electrode connected to a second switching element; gate lines which extend along a first direction and include a first gate line connected to the first switching element and a second gate line connected to the second switching element; and data lines which extend along a second direction intersecting the first direction. A gate voltage is applied to the first gate line before the second gate line, and the first pixel electrode of each of the pixel blocks displays a same color.
Opening claim text (preview).
What is claimed is: 1. A display apparatus comprising: a plurality of pixel blocks, each pixel block of the plurality of pixel blocks comprising a first pixel electrode, a first switching element directly connected to the first pixel electrode, a second pixel electrode, and a second switching element directly connected to the second pixel electrode; gate lines which extend along a first direction and comprise a first gate line directly connected to the first switching element and a second gate line directly connected to the second switching element; and data lines which extend along a second direction intersecting the first direction and separating each pixel block from an adjacent pixel block, each pixel block having only one proximate data line proximate to the first pixel electrode and only one distal data line distal from the first pixel electrode and proximate to the second pixel electrode of the each respective pixel block, wherein two of the first switching elements of six sequentially adjacent pixel blocks in the first direction are directly connected to the respective proximate data line and the other four of the first switching elements of the six sequentially adjacent pixel blocks are directly connected to the respective distal data line, and two of the second switching elements of six sequentially adjacent pixel blocks in the first direction are connected to the respective distal data line and the other four of the second switching elements of the six sequentially adjacent pixel blocks are directly connected to the respective proximate data line, or wherein two of the first switching elements of six sequentially adjacent pixel blocks in the first direction are directly connected to the respective distal data line and the other four of the first switching elements of the six sequentially adjacent pixel blocks are directly connected to the respective proximate data line, and two of the second switching elements of six sequentially adjacent pixel blocks in the first direction are directly connected to the respective proximate data line and the other four of the second switching elements of the six sequentially adjacent pixel blocks are directly connected to the respective distal data line. 2. The display apparatus of claim 1 , wherein a gate voltage is applied to the first gate line before the gate voltage is applied to the second gate line. 3. The display apparatus of claim 1 , wherein each of data lines connects to one of a right pixel block and a left pixel block relative to the each data line in a row and connects to the other of the right pixel block and the left pixel block in a next adjacent row. 4. The display apparatus of claim 1 , wherein the pixel blocks are arranged in a row disposed between the first gate line and the second gate line. 5. The display apparatus of claim 1 , wherein each of the first pixel electrode and the second pixel electrode of each of the pixel blocks displays one of a green color, a red color and a blue color, wherein the red color is displayed by one of the first pixel electrode and the second pixel electrode, and the green color is displayed by the other of the first pixel electrode and the second pixel electrode. 6. The display apparatus of claim 5 , wherein the blue color is displayed by both the first pixel electrode and the second pixel electrode. 7. The display apparatus of claim 6 , wherein a height, measured along the second direction, of the first pixel electrode which displays the blue color is less than a height, measured along the second direction, of the first pixel electrode which displays the red color or the green color, such that a distance between the second gate line and the first pixel electrode which displays the blue color is greater than a distance between the second gate line and the first pixel electrode which displays the red color or the green color. 8. The display apparatus of claim 6 , wherein a distance between the first pixel electrode which displays the blue color and the first gate line is greater than a distance between the first pixel electrode which displays the red color or the green color and the first gate line, and a distance between the second pixel electrode which displays the blue color and the second gate line is greater than a distance between the second pixel electrode which displays the red color or the green color and the second gate line. 9. A display apparatus comprising: a plurality of pixel blocks, each pixel block of the plurality of pixel blocks comprising a first pixel electrode, a first switching element directly connected to the first pixel electrode, a second pixel electrode, and a second switching element directly connected to the second pixel electrode; gate lines which comprise a first gate line directly connected to the first switching element and a second gate line directly connected to the second switching element, wherein the first gate line and the second gate line extend along the first direction with the pixel blocks interposed therebetween; and data lines which extend along a second direction intersecting the first direction and separating each pixel block from an adjacent pixel, each pixel block having only one proximate data line proximate to the first pixel electrode and only one distal data line distal from the first pixel electrode and proximate to the second pixel electrode of the each respective pixel block, wherein the pixel blocks comprise a first pixel block, a second pixel block and a third pixel block arranged in order sequentially in a row disposed between the first gate line and the second gate line, and wherein a first switching element of the first pixel block is directly connected to the respective proximate data line proximate thereto and two first switching elements of the second pixel block and the third pixel block are directly connected to the respective distal data line distal thereto, and a second switching element of the first pixel block is directly connected to the respective distal data line distal thereto and two second switching elements of the second pixel block and the third pixel block are directly connected to the respective proximate data line proximate thereto, or wherein a first switching element of the first pixel block is directly connected to the respective distal data line distal thereto and two first switching elements of the second pixel block and the third pixel block are directly connected to the respective proximate data line proximate thereto, and a second switching element of the first pixel block is directly connected to the respective proximate data line proximate thereto and two switching elements of the second pixel block and the third pixel block are directly connected to the respective distal data line distal thereto.
suitable for active matrices only · CPC title
Several active elements per pixel in active matrix panels · CPC title
with several sub-pixels for the same colour in a pixel, not specifically used to display gradations (G09G3/364 takes precedence) · CPC title
Generation of voltages supplied to electrode drivers · CPC title
suitable for active matrices only · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.