Triple activate command row address latching
US-2024069759-A1 · Feb 29, 2024 · US
US9400748B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9400748-B2 |
| Application number | US-201514595511-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 13, 2015 |
| Priority date | Nov 14, 2011 |
| Publication date | Jul 26, 2016 |
| Grant date | Jul 26, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method may comprise receiving a page of data to be stored on a storage resource. The method may also comprise determining, for each particular inversion mode of a plurality of inversion modes, the number of bits of the page of data to be inverted to store a representation of the page of data in accordance with the particular inversion mode. The method may additionally comprise determining a selected inversion mode from the plurality of inversion modes for the page of data, the selected inversion mode comprising the inversion mode for which the least number of physical bit transitions are required to store the representation of the page of data in accordance with the selected inversion mode. The method may further comprise storing the representation of the page of data in a data memory in accordance with the inversion mode.
Opening claim text (preview).
What is claimed is: 1. A method comprising: determining, for each particular inversion mode of a plurality of inversion modes, a number of bits of a page of data to be inverted to store a representation of the page of data in accordance with the particular inversion mode; determining a selected inversion mode from the plurality of inversion modes, for which the least number of bits of the page are to be inverted to store the representation of the page of data in accordance with the selected inversion mode; and storing the representation of the page of data in a data memory in accordance with the selected inversion mode; wherein each particular inversion mode defines an identity of bits within the page of data that are inverted to generate the representation of the page of data; wherein at least one particular inversion mode defines a bit within the page of data to be inverted and a bit within the page of data not to be inverted. 2. A method according to claim 1 , further comprising storing an inversion mode field indicative of the selected inversion mode as part of the representation of the page of data. 3. A method according to claim 2 , wherein storing the inversion mode field comprises: performing a modulo function based on a logical address of the page of data; and storing the inversion mode field within the representation of the page of data at a location based on the modulo function. 4. A method according to claim 1 , wherein the plurality of inversion modes comprise at least two of: an even-bits inversion mode, an odd-bits inversion mode, an even-bit-pairs inversion mode, an odd-bit-pairs inversion mode; and even-nibbles inversion mode; an odd-nibbles inversion mode; a first-bit-pair inversion mode; a second-bit-pair inversion mode; a third-bit-pair inversion mode; and a fourth-bit-pair inversion mode. 5. A method according to claim 1 , further comprising, in response to a request to read the page of data: reading the representation of the page data from the data memory; and inverting bits of the representation of data in accordance with the selected inversion mode. 6. A method according to claim 1 , wherein the data memory is a flash memory. 7. A method according to claim 1 , wherein the data memory is a NAND-based flash memory. 8. A storage resource comprising: a data memory configured to store data; and logic communicatively coupled to the data memory and configured to: determine, for each particular inversion mode of a plurality of inversion modes, a number of bits of a page of data to be inverted to store a representation of the page of data in accordance with the particular inversion mode; determine a selected inversion mode from the plurality of inversion modes for the page of data, for which the least number of bits are to be inverted to store the representation of the page of data in accordance with the selected inversion mode; and store the representation of the page of data in the data memory in accordance with the inversion mode; wherein each particular inversion mode defines an identity of bits within the page of data that are inverted to generate the representation of the page of data; wherein at least one particular inversion mode defines a bit within the page of data to be inverted and a bit within the page of data not to be inverted. 9. A storage resource according to claim 8 , the logic further configured to store an inversion mode field indicative of the selected inversion mode as part of the representation of the page of data. 10. A storage resource according to claim 9 , the logic further configured to, in order to store the inversion mode field: perform a modulo function based on a logical address of the page of data; and store the inversion mode field within the representation of the page of data at a location based on the modulo function. 11. A storage resource according to claim 8 , wherein the plurality of inversion modes comprise at least two of: an even-bits inversion mode, an odd-bits inversion mode, an even-bit-pairs inversion mode, an odd-bit-pairs inversion mode; and even-nibbles inversion mode; an odd-nibbles inversion mode; a first-bit-pair inversion mode; a second-bit-pair inversion mode; a third-bit-pair inversion mode; and a fourth-bit-pair inversion mode. 12. A storage resource according to claim 8 , the logic further configured to, in response to a request to read the page of data: read the representation of the page data from the data memory; and invert bits of the representation of data in accordance with the selected inversion mode. 13. A storage resource according to claim 8 , wherein the data memory is a flash memory. 14. A storage resource according to claim 8 , wherein the data memory is a NAND-based flash memory. 15. An information handling system comprising: a processor; and a storage resource communicatively coupled to the processor and configured to: determine, for each particular inversion mode of a plurality of inversion modes, a number of bits of a page of data to be inverted to store a representation of the page of data in accordance with the particular inversion mode; determining a selected inversion mode from the plurality of inversion modes for the page of data, for which the least number of physical bit transitions are required to store the representation of the page of data in accordance with the selected inversion mode; and store the representation of the page of data in a data memory of the storage resource in accordance with the inversion mode; wherein each particular inversion mode defines an identity of bits within the page of data that are logically inverted to generate the representation of the page of data; wherein at least one particular inversion mode defines a bit within the page of data to be inverted and a bit within the page of data not to be inverted. 16. An information handling system according to claim 15 , the storage resource further configured to store an inversion mode field indicative of the selected inversion mode as part of the representation of the page of data. 17. An information handling system according to claim 15 , the storage resource further configured to, in order to store the inversion mode field: perform a modulo function based on a logical address of the page of data; and store the inversion mode field within the representation of the page of data at a location based on the modulo function. 18. An information handling system according to claim 15 , wherein the plurality of inversion modes comprise at least two of: an even-bits inversion mode, an odd-bits inversion mode, an even-bit-pairs inversion mode, an odd-bit-pairs inversion mode; and even-nibbles inversion mode; an odd-nibbles inversion mode; a first-bit-pair inversion mode; a second-bit-pair inversion mode; a third-bit-pair inversion mode; and a fourth-bit-pair inversion mode. 19. An information handling system according to claim 15 , the storage resource further configured to, in response to a request to read the page of data: read the representation of the page data from the data memory; and invert bits of the representation of data in accordance with the selected inversion mode. 20. An information handling system according to claim 15 , wherein the data memory is a flash memory.
Programming or data input circuits · CPC title
Organizing or formatting or addressing of data · CPC title
Life time enhancement · CPC title
Arrangements for evaluating degradation, retention or wearout, e.g. by counting erase cycles · CPC title
Flash memory · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.