Shadow satisfiability modulo theories solver systems
US-2024330709-A1 · Oct 3, 2024 · US
US9400679B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9400679-B2 |
| Application number | US-201314064040-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 25, 2013 |
| Priority date | Mar 12, 2013 |
| Publication date | Jul 26, 2016 |
| Grant date | Jul 26, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
In one embodiment, a method includes defining a hardware feature policy for one or more hardware components of a system; and enabling and/or disabling one or more hardware features of one or more of the hardware components based on the hardware feature policy, where the hardware feature policy comprises instructions to enable and/or disable access to the one or more hardware features based on one or more criteria selected from the group consisting of: a feature access schedule; a volume feature access group; a job feature access group; and an user feature access group.
Opening claim text (preview).
What is claimed is: 1. A computer implemented method, comprising: defining a hardware feature policy for one or more hardware components of a system; one or more of enabling and disabling hardware features of one or more of the hardware components based on the hardware feature policy; and wherein the hardware feature policy comprises instructions to one or more of enable and disable access to the hardware features, wherein access is enabled to a plurality of the hardware features via a single channel program based on one or more criteria selected from a group consisting of: a feature access schedule; a volume feature access group; a job feature access group; and an user feature access group; and querying device support code with an I/O driver; determining whether the hardware features are enabled for at least one of the one or more hardware components based in the query; asynchronously updating a plurality of host control blocks of the hardware components of the system in response to determining the hardware features are not enabled for at least one of the one or more hardware components; verifying a stability of the hardware features in response to detecting the asynchronous update; defining the hardware feature policy in response to verifying the stability of the hardware features; and building a single channel program to exploit the hardware features in response to defining the hardware feature policy; wherein the feature access schedule identifies a time of day when the hardware features are to be enabled and a time of day when the hardware features are to be disabled; wherein the volume feature access group identifies one or more of: a set of volumes that are affected by the hardware feature policy; a set of volumes having at least a minimum available storage space; and a set of volumes having access to a particular set of resources; wherein the job feature access group identifies one or more jobs that are one or more of allowed and denied access to the one or more hardware features based on one or more criteria selected from: a user-defined job priority; a job type; a job name; a flag associated with a job, the flag designating a job type; and a job origin point; wherein the user feature access group identifies one or more users that are one or more of allowed and denied access to the hardware features based on one or more criteria selected from: a user type; a username; a user account permission setting; and a user category; wherein disabling hardware features comprises masking one or more feature codes indicating that a hardware component is configured to utilize the hardware features; and wherein enabling access to the hardware features enables access to a plurality of discontiguous memory pages via the single channel program.
Specific access rights for resources, e.g. using capability register · CPC title
Microinstruction function, e.g. input/output microinstruction; diagnostic microinstruction; microinstruction format · CPC title
using successive scanning, e.g. polling (G06F13/24 takes precedence) · CPC title
Standardisation; Integration · CPC title
Monitoring arrangements for monitoring the configuration of the computing system or of the computing system component, e.g. monitoring the presence of processing resources, peripherals, I/O links, software programs (verification or detection of system hardware configuration G06F11/2247) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.