Quasi-doherty architecture amplifier and method

US9397616B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9397616-B2
Application numberUS-201414280279-A
CountryUS
Kind codeB2
Filing dateMay 16, 2014
Priority dateNov 6, 2013
Publication dateJul 19, 2016
Grant dateJul 19, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An amplifier including a main amplifier circuit and at least one peaking amplifier circuit. The peaking amplifier circuit is selectively operable to operate in combination with the main amplifier circuit. The main amplifier circuit and the peaking amplifier circuit each include an active device operation as an inverse Class-F amplifier element. The main amplifier circuit and the peaking amplifier circuit also each include a combined matching and resonator network coupled with an output of the respective active device so the active device operates as an inverse Class-F device, and a combined matching and resonator network coupled with an input of the respective active device.

First claim

Opening claim text (preview).

What is claimed is: 1. An amplifier comprising: a main amplifier circuit; at least one peaking amplifier circuit, the at least one peaking amplifier circuit being selectively operable to operate in combination with the main amplifier circuit, wherein at least one of the main amplifier circuit and the at least one peaking amplifier circuit includes an active device having an input and an output and operating as an inverse Class-F amplifier, and wherein the at least one of the main amplifier circuit and the at least one peaking amplifier circuit that includes the active device further including a combined matching and resonator network having a line element with an effective electrical length of one-eighth of a wavelength at a fundamental frequency of the amplifier that is coupled at one end with the output of the active device and having a stub element having an effective electrical length of one-eighth of a wavelength at a fundamental frequency that is coupled at another end of the line element; at least one coupler circuit coupled with outputs of the main amplifier circuit and the at least one peaking amplifier circuit to combine amplifier circuit output signals at a coupler first output port; and a coupler second output port terminated with a termination operable for providing a reflection coefficient that is based upon the reflection coefficient at the output of at least one of the main amplifier circuit and the at least one peaking amplifier circuit. 2. The amplifier of claim 1 wherein each of the main amplifier circuit and the at least one peaking amplifier circuit is operating as an inverse Class-F amplifier. 3. The amplifier of claim 1 wherein the combined matching and resonator network is coupled with the output of the active device so the active device operates as an inverse Class-F device. 4. The amplifier of claim 1 wherein the at least one peaking amplifier circuit that includes an active device includes a combined matching and resonator network coupled with the input of the active device. 5. The amplifier of claim 1 wherein each of the main amplifier circuit and the at least one peaking amplifier circuit includes an active device and a combined matching and resonator network coupled with the output of each of the active devices. 6. The amplifier of claim 5 wherein each of the main amplifier circuit and the at least one peaking amplifier circuit includes a combined matching and resonator network coupled with the input of each of the active devices. 7. The amplifier of claim 1 wherein the combined matching and resonator network further incorporates another stub element having an effective electrical length of one-fourth of a wavelength at a fundamental frequency, the stub element coupled with the line and one-eighth wavelength stub elements. 8. The amplifier of claim 1 wherein the combined matching and resonator network coupled with the output presents an open circuit condition at the output of the active device at a second harmonic frequency of a fundamental frequency for the amplifier. 9. The amplifier of claim 1 wherein the combined matching and resonator network coupled with the output presents a short circuit condition at the output of the active device at a third harmonic frequency of a fundamental frequency for the amplifier. 10. The amplifier of claim 1 wherein the line element and stub element of the combined matching and resonator network are implemented in a microstrip circuit. 11. The amplifier of claim 1 further comprising a coupler circuit coupled to an input of the amplifier to divide an input signal between the main amplifier circuit and the at least one peaking amplifier circuit. 12. The amplifier of claim 1 wherein the termination includes a circuit configuration reflecting at least one of an open circuit or a closed circuit to the coupler second output port. 13. The amplifier of claim 1 wherein the active device includes at least one of a gallium-nitride high electron mobility transistor or an LDMOS device. 14. An amplifier comprising: a main amplifier circuit; at least one peaking amplifier circuit, the at least one peaking amplifier circuit being selectively operable to operate in combination with the main amplifier circuit; the main amplifier circuit and the at least one peaking amplifier circuit each including an active device having an input and an output and operating as an inverse Class-F amplifier element; the main amplifier circuit and the at least one peaking amplifier circuit each including a combined matching and resonator network coupled with an input of the respective active device and a combined matching and resonator network coupled with an output of the respective active device; at least one of the combined matching and resonator networks having a line element with an effective electrical length of one-eighth of a wavelength at a fundamental frequency of the amplifier that is coupled at one end with an input or output of the active device and having a stub element having an effective electrical length of one-eighth of a wavelength at a fundamental frequency that is coupled at another end of the line element. 15. The amplifier of claim 14 further comprising at least one coupler circuit coupled with outputs of the main amplifier circuit and the at least one peaking amplifier circuit to combine amplifier circuit output signals at a coupler first output port, and a coupler second output port terminated with a termination operable for providing a reflection coefficient that is based upon the reflection coefficient at the output of at least one of the main amplifier circuit and the at least one peaking amplifier circuit. 16. The amplifier of claim 14 wherein the at least one combined matching and resonator network further incorporates a line another stub element having an effective electrical length of one-fourth of a wavelength at a fundamental frequency, the stub element coupled with the line and one-eighth wavelength stub elements. 17. The amplifier of claim 16 wherein the line element and stub elements of the combined matching and resonator network are implemented in a microstrip circuit. 18. The amplifier of claim 15 wherein the termination includes a circuit configuration reflecting at least one of an open circuit condition or a short circuit condition to the coupler second output port. 19. The amplifier of claim 14 wherein the combined matching and resonator network coupled with the output of the active device presents an open circuit condition at the output at a second harmonic frequency of a fundamental frequency for the amplifier. 20. The amplifier of claim 14 wherein the combined matching and resonator network coupled with the output of the active device presents a short circuit condition at the output at a third harmonic frequency of a fundamental frequency for the amplifier.

Assignees

Inventors

Classifications

  • Amplifier output adaptation especially for transmission line coupling purposes, e.g. impedance adaptation · CPC title

  • A hybrid coupler being used at the input of an amplifier circuit · CPC title

  • H03F1/0288Primary

    using a main and one or several auxiliary peaking amplifiers whereby the load is connected to the main amplifier using an impedance inverter, e.g. Doherty amplifiers · CPC title

  • Combinations of amplifiers, e.g. multi-channel amplifiers for stereophonics {(power amplifiers using a combination of several semiconductor amplifiers H03F3/211; combinations of amplifiers using coupling networks with distributed constants H03F3/602)} · CPC title

  • using FET's · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9397616B2 cover?
An amplifier including a main amplifier circuit and at least one peaking amplifier circuit. The peaking amplifier circuit is selectively operable to operate in combination with the main amplifier circuit. The main amplifier circuit and the peaking amplifier circuit each include an active device operation as an inverse Class-F amplifier element. The main amplifier circuit and the peaking amplifi…
Who is the assignee on this patent?
Commscope Technologies Llc
What technology area does this patent fall under?
Primary CPC classification H03F1/0288. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 19 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).