Vertical type semiconductor devices and methods of manufacturing the same
US-2024172441-A1 · May 23, 2024 · US
US9397192B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9397192-B2 |
| Application number | US-201514945964-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 19, 2015 |
| Priority date | Jun 5, 2013 |
| Publication date | Jul 19, 2016 |
| Grant date | Jul 19, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A semiconductor integrated circuit apparatus and a method of manufacturing the same are provided. The semiconductor integrated circuit apparatus includes a semiconductor substrate having an active island, a gate buried in a predetermined portion of the active island, a source and a drain formed at both sides of the gate, and a current blocking layer formed in the active island corresponding to a lower portion of the drain. When current flows in from the drain, the current blocking layer is configured to discharge the current into the inside of the semiconductor substrate through a lower portion of the source.
Opening claim text (preview).
What is claimed is: 1. A method of manufacturing a semiconductor integrated circuit apparatus, the method comprising: forming an active island by etching a semiconductor substrate by a predetermined depth; forming a gate region by etching a predetermined portion of the active island; forming a first impurity region in the active island by implanting a first impurity into the active island; forming a gate by burying a conductive material in the gate region; forming a source…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.