Semiconductor device

US9397185B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9397185-B2
Application numberUS-201314649149-A
CountryUS
Kind codeB2
Filing dateDec 2, 2013
Priority dateDec 4, 2012
Publication dateJul 19, 2016
Grant dateJul 19, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor device according to the present invention has a MIS structure that includes a semiconductor layer, a gate insulating film in contact with the semiconductor layer, and a gate electrode formed on the gate insulating film, and the gate insulating film includes an AlON layer with a nitrogen composition of 5% to 40%. A semiconductor device is thereby provided with which electron trapping in the gate insulating film can be reduced and shifting of a threshold voltage V th can be suppressed.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device comprising an MIS structure that includes: a semiconductor layer including a first conductivity type drain region, a second conductivity type body region and a first conductivity type source region; a source trench penetrating through the source region and the body region from a front surface of the semiconductor layer such that the source trench reaches the drain region; a gate insulating film in contact with the semiconductor layer; and a gate electrode formed on the gate insulating film such that the gate electrode faces the body region across the gate insulating film; wherein the gate insulating film includes an AlON layer with a nitrogen composition of 5% to 40%. 2. The semiconductor device according to claim 1 , wherein the AlON layer has a thickness of not less than 50 nm. 3. The semiconductor device according to claim 1 , wherein the AlON layer is amorphous or microcrystalline. 4. The semiconductor device according to claim 1 , wherein the gate insulating film has a laminated structure that includes a base SiO 2 layer in contact with the semiconductor layer and the AlON layer laminated on the base SiO 2 layer. 5. The semiconductor device according to claim 4 , wherein the base SiO 2 layer has a thickness of not less than 5 nm. 6. The semiconductor device according to claim 4 , wherein the laminated structure further includes an upper SiO 2 layer laminated on the AlON layer. 7. The semiconductor device according to claim 6 , wherein the upper SiO 2 layer contains Al and/or N at an interface with the AlON layer. 8. The semiconductor device according to claim 1 , wherein the semiconductor layer is constituted of SiC, GaN, or diamond. 9. The semiconductor device according to claim 1 , wherein the gate electrode is constituted of polysilicon or a metal including at least one type of metal selected from the group consisting of Mo, W, Cu, Ni, Al, Ti, Ag, Au, and Pt. 10. The semiconductor device according to claim 1 , wherein the MIS structure includes a trench gate type structure. 11. The semiconductor device according to claim 1 , wherein the MIS structure includes a planar gate structure. 12. The semiconductor device according to claim 1 , further comprising a second conductivity type impurity region formed at a periphery of the source trench, the second conductivity type impurity region connected to the body region in a lower region of the body region.

Assignees

Inventors

Classifications

  • for lateral devices wherein the source or drain electrodes are recessed in semiconductor bodies (source or drain electrodes of TFTs H10D30/673) · CPC title

  • the insulator comprising nitrogen, e.g. nitrides, oxynitrides or nitrogen-doped materials · CPC title

  • comprising metallic compounds, e.g. metal oxides or metal silicates  (insulators comprising nitrogen H10D64/693) · CPC title

  • being perpendicular to the channel plane · CPC title

  • the conductor comprising a layer of elemental metal contacting the insulator, e.g. tungsten or molybdenum (having lateral variation H10D64/671) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9397185B2 cover?
A semiconductor device according to the present invention has a MIS structure that includes a semiconductor layer, a gate insulating film in contact with the semiconductor layer, and a gate electrode formed on the gate insulating film, and the gate insulating film includes an AlON layer with a nitrogen composition of 5% to 40%. A semiconductor device is thereby provided with which electron trap…
Who is the assignee on this patent?
Rohm Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10D30/66. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 19 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).