Bipolar Transistor
US-2016079345-A1 · Mar 17, 2016 · US
US9397164B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9397164-B2 |
| Application number | US-201514944481-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 18, 2015 |
| Priority date | Dec 30, 2013 |
| Publication date | Jul 19, 2016 |
| Grant date | Jul 19, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An integrated circuit and method having a deep collector vertical bipolar transistor with a first base tuning diffusion. A MOS transistor has a second base tuning diffusion. The first base tuning diffusion and the second base tuning diffusion are formed using the same implant.
Opening claim text (preview).
What is claimed is: 1. An integrated circuit, comprising: a deep collector vertical bipolar transistor further including: an emitter diffusion; a deep well diffusion that forms a collector of the deep collector vertical bipolar transistor; a base diffusion under the emitter diffusion and above collector and electrically isolated from a substrate of the integrated circuit; a first base tuning diffusion in the base diffusion and between emitter diffusion and the collector; a MOS transistor, the MOS transistor further including: a MOS gate dielectric layer; a MOS gate; a MOS source wherein the doping type of the MOS source is the same as the doping type of the emitter diffusion; a MOS drain; and a second base tuning diffusion under the MOS gate and under the MOS source and under the MOS drain wherein the second base tuning diffusion is sufficiently below the MOS source and MOS drain so MOS source and drain capacitance and breakdown voltage remain within specification limits. 2. The integrated circuit of claim 1 , wherein the MOS transistor is an NMOS transistor and the deep collector vertical bipolar transistor is a deep collector vertical NPN bipolar transistor and wherein the base tuning diffusion is a p-type base tuning diffusion. 3. The integrated circuit of claim 1 , wherein the MOS transistor is a PMOS transistor and the deep collector vertical bipolar transistor is a deep collector vertical PNP bipolar transistor and wherein the base tuning diffusion is an n-type base tuning diffusion. 4. The integrated circuit of claim 1 , wherein a doping of the base tuning diffusion is in the range of about 1E12/cm 3 and 1E13/cm 3 . 5. The integrated circuit of claim 1 , wherein a doping of the base tuning diffusion is in the range of about 1E12/cm 3 and 1E13/cm 3 and is implanted with an energy between about 60 keV and 140 keV.
Through-implantation · CPC title
into Group IV semiconductors · CPC title
into semiconductor materials, e.g. for doping · CPC title
Combinations of FETs or IGBTs with BJTs · CPC title
having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs (lightly doped source or drain extensions for TFTs H10D30/6715) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.