Notch filter for ripple reduction
US-2016056707-A1 · Feb 25, 2016 · US
US9391571B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9391571-B2 |
| Application number | US-201414574779-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 18, 2014 |
| Priority date | Jan 20, 2014 |
| Publication date | Jul 12, 2016 |
| Grant date | Jul 12, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
In one embodiment a chopper-stabilized amplifier may be formed to include a symmetrical passive RC notch filter having two cut-off frequencies. In an embodiment, the chopper stabilized amplifier may use only two clock signals to control the chopping operations.
Opening claim text (preview).
The invention claimed is: 1. A chopper-stabilized amplifier comprising: a first operational transconductance amplifier; a first chopper circuit coupled to an input of the first operational transconductance amplifier for chopping an input signal and applying a chopped input signal to the input of the first operational transconductance amplifier; a second chopper circuit coupled to an output of the first operational transconductance amplifier for chopping an output signal produced by the first operational transconductance amplifier; and a symmetrical passive RC notch filter with two cutoff frequencies having an input coupled to an output of the second chopper circuit to filter a chopped output signal produced by the second chopper circuit to notch filter ripple voltages received from the output of the second chopper circuit wherein the symmetrical passive RC notch filter includes first and second inputs, wherein the symmetrical passive RC notch filter includes first and second outputs, and wherein the symmetrical passive RC notch filter includes: a first path including a first resistor coupled between the first input and a first node, and a second resistor coupled between the first node and a second node; a second path including a first capacitor coupled between the first input and a third node, and a second capacitor coupled between the third node and the second node; a third path including a third resistor coupled between the second input and a fourth node, and a fourth resistor coupled between the fourth node and a fifth node; a fourth path including a third capacitor coupled between the second input and a sixth node, and a fourth capacitor coupled between the sixth node and the fifth node; a fifth resistor coupled between the third node and the sixth node and a fifth capacitor coupled between the first node and the fourth node. 2. The chopper-stabilized amplifier of claim 1 wherein a chopper switching frequency is correlated with at least a first cutoff frequency of the two cutoff frequencies of the symmetrical passive RC notch filter by using a current-driven oscillator and a bias circuit that both use a same type of resistor as the symmetrical passive RC notch filter itself. 3. The chopper-stabilized amplifier of claim 2 wherein the two cutoff frequencies of the symmetrical passive RC notch filter are correlated to approximately the chopping frequency and approximately a third harmonic of the chopping frequency. 4. The chopper-stabilized amplifier of claim 2 wherein the two cutoff frequencies of the symmetrical passive RC notch filter are correlated to approximately the chopping frequency and approximately a fifth harmonic of the chopping frequency. 5. The chopper-stabilized amplifier of claim 1 including configuring the chopper-stabilized amplifier to use no more than two complementary clock signals, both having substantially fifty percent duty cycles and having substantially simultaneous and opposite transitions wherein the first and second chopper circuits are configured to operate with the two complementary clock signals. 6. The chopper-stabilized amplifier of claim 1 further including, a fifth path including a sixth resistor coupled between the second node and a seventh node, and a seventh resistor coupled between the seventh node and the first output; a sixth path including a sixth capacitor coupled between the second node and an eighth node, and a seventh capacitor coupled between the eighth node and the first output; a seventh path including an eighth resistor coupled between the fifth node and a ninth node, and a ninth resistor coupled between the ninth node and the second output; an eighth path including an eighth capacitor coupled between the fifth node and a tenth node, and a ninth capacitor coupled between the tenth node and the second output; and a tenth capacitor coupled between the seventh node and the ninth node and a tenth resistor coupled between the eighth node and the tenth node. 7. The chopper-stabilized amplifier of claim 1 including a clock generation circuit having a current driven oscillator and a bias circuit that both include resistors formed from a same type of semiconductor material. 8. The chopper-stabilized amplifier of claim 1 further including a second operational transconductance amplifier having an input coupled to an output of the symmetrical passive RC notch filter, a third operational transconductance amplifier having an input coupled to an output of the second operational transconductance amplifier, and a fourth operational transconductance amplifier having an input coupled to receive the input signal and an output coupled to the output of the second operational transconductance amplifier. 9. The chopper-stabilized amplifier of claim 8 further including: a first compensation capacitor coupled between the first input of the symmetrical passive RC notch filter and an output of the chopper stabilized amplifier; a second compensation capacitor coupled between the input and an output of the third operational transconductance amplifier; and a third compensation capacitor coupled between the first input and the second input of the symmetrical passive RC notch filter. 10. The chopper-stabilized amplifier of claim 9 further including: a forth compensation capacitor coupled between the first input of the symmetrical passive RC notch filter and a ground node; and a fifth compensation capacitor coupled between the second input of the symmetrical passive RC notch filter and the ground node. 11. The chopper-stabilized amplifier of claim 8 further including: a first compensation capacitor coupled between a first output of the symmetrical passive RC notch filter and an output of the chopper-stabilized amplifier; a second compensation capacitor coupled between the output and an input of the third operational transconductance amplifier; and a third compensation capacitor coupled between outputs of the symmetrical passive RC notch filter. 12. The chopper-stabilized amplifier of claim 11 further including: a forth compensation capacitor coupled between a first output of the symmetrical passive RC notch filter and a ground node; and a fifth compensation capacitor coupled between a second output of the symmetrical passive RC notch filter and the ground node. 13. A method of forming a chopper-stabilized amplifier comprising: configuring the chopper-stabilized amplifier to chop a signal at a first frequency to produce a chopped signal; and configuring a symmetrical passive RC notch filter to have at least two cutoff frequencies including a first cutoff frequency and a second cutoff frequency wherein the first cutoff frequency is substantially near the first frequency and the second cutoff frequency is a harmonic of the first frequency and wherein the symmetrical passive RC notch filter includes: a first path including a first resistor coupled between the first input and a first node, and a second resistor coupled between the first node and a second node; a second path including a first capacitor coupled between the first input and a third node, and a second capacitor coupled between the third node and the second node; a third path including a third resistor coupled between the second input and a fourth node, and a fourth resistor coupled between the fourth node and a fifth node. 14. The method of claim 13 including forming the second cutoff frequency to be a third harmonic of the first frequency. 15. A method of forming a chopper-stabilized amplifier comprising: forming a symmetrical passive RC notch filter to have two cutoff frequencies; forming
Ripple reduction circuitry being used in an amplifying circuit · CPC title
Two or more differential amplifiers in IC-block form are combined, e.g. measuring amplifiers · CPC title
with semiconductor devices only · CPC title
using IC blocks as the active amplifying circuit · CPC title
Multiple switches coupled in the input circuit of an amplifier are controlled by a circuit, e.g. feedback circuitry being controlling the switch · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.