Nonvolatile memory device using semiconductor nanocrystals and method of forming same
US-8987138-B2 · Mar 24, 2015 · US
US9385136B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9385136-B2 |
| Application number | US-201514745568-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 22, 2015 |
| Priority date | Aug 23, 2013 |
| Publication date | Jul 5, 2016 |
| Grant date | Jul 5, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Some embodiments of the present disclosure relate to a method that achieves a substantially uniform pattern of discrete storage elements within a memory cell. A copolymer solution having first and second polymer species is spin-coated onto a surface of a substrate and subjected to self-assembly into a phase-separated material having a regular pattern of micro-domains of the second polymer species within a polymer matrix having the first polymer species. The second polymer species is then removed resulting with a pattern of holes within the polymer matrix. An etch is then performed through the holes utilizing the polymer matrix as a hard-mask to form a substantially identical pattern of holes in a dielectric layer disposed over a seed layer disposed over the substrate surface. Epitaxial deposition onto the seed layer then utilized to grow a substantially uniform pattern of discrete storage elements within the dielectric layer.
Opening claim text (preview).
What is claimed is: 1. A memory device, comprising: a semiconductor substrate; a first dielectric layer disposed over the semiconductor substrate; a plurality of quantum dots disposed onto and in direct contact with the first dielectric layer, wherein the plurality of quantum dots have substantially cylindrical shapes; a second dielectric layer that is arranged vertically over the plurality of quantum dots, and that abuts an upper surface of the first dielectric layer; and…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.