Digital equalizer adaptation using on-die instrument

US9379682B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9379682-B2
Application numberUS-201514676707-A
CountryUS
Kind codeB2
Filing dateApr 1, 2015
Priority dateMar 14, 2013
Publication dateJun 28, 2016
Grant dateJun 28, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Systems and methods are provided for adjusting gain of a receiver. Adaptation circuitry is operable to identify, based on a matrix representation of a receiver's output generated from horizontal and vertical sweeps of the receiver's output, an eye opening of the receiver's output. The adaptation circuitry is also operable to determine whether a size of the eye opening needs to be changed. When it is determined that the size of the eye opening needs to be changed, the adaptation circuitry is operable to generate a digital signal to change a gain setting of the receiver. When the signal at the receiver's output is under-equalized, the AC gain of the receiver is increased. When the signal at the receiver's output is over-equalized, the AC gain of the receiver is decreased.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for adjusting gain of a receiver having an output, the method comprising: identifying an eye opening of the receiver's output; determining, using on-die instrument (ODI) circuitry, whether a vertical height of the eye opening needs to be changed; and when it is determined that the vertical height of the eye opening needs to be changed, generating, using adaptation circuitry coupled to the ODI circuitry, a digital signal to change an AC gain setting and a DC gain setting of the receiver. 2. The method of claim 1 , wherein identifying the eye opening of the receiver's output comprises: generating a matrix representation of the receiver's output; and identifying the eye opening of the receiver's output based on the generated matrix representation. 3. The method of claim 2 , wherein elements of the generated matrix representation have a first value where an eye opening exists and a second value where an eye opening does not exist. 4. The method of claim 1 , further comprising calculating the vertical height of the identified eye opening. 5. The method of claim 4 , wherein determining whether the vertical height of the eye opening needs to be changed comprises comparing the calculated vertical height to a pre-defined vertical envelope. 6. The method of claim 1 , further comprising finding envelope limits of the receiver's output before identifying the eye opening of the receiver's output. 7. The method of claim 1 , further comprising determining whether the receiver's output is under-equalized or over-equalized, and wherein generating the digital signal to change the AC gain setting and the DC gain setting of the receiver comprises: when it is determined that the receiver's output is under-equalized, generating a digital signal to increase the AC gain of the receiver if the AC gain of the receiver is not at a maximum setting; and when it is determined that the receiver's output is over-equalized, generating a digital signal to decrease the AC gain of the receiver if the AC gain of the receiver is not at a minimum setting. 8. The method of claim 7 , wherein generating the digital signal to change the AC gain setting and the DC gain setting of the receiver comprises: when it is determined that the receiver's output is under-equalized and the AC gain of the receiver is at the maximum setting, generating a digital signal to decrease the DC gain of the receiver and set the AC gain of the receiver substantially equal to zero; and when it is determined that the receiver's output is over-equalized and the AC gain of the receiver is at the minimum setting, generating a digital signal to increase the DC gain of the receiver and set the AC gain of the receiver substantially equal to zero. 9. Adaptation circuitry in an integrated circuit, said circuitry comprising: circuitry that identifies an eye opening of a receiver's output; circuitry that determines whether a vertical height of the eye opening needs to be changed; and circuitry that, when it is determined that the vertical height of the eye opening needs to be changed, generates a digital signal to change an AC gain setting and a DC gain setting of the receiver. 10. The adaptation circuitry of claim 9 , wherein the circuitry that identifies the eye opening of the receiver's output identifies the eye opening based on a matrix representation of the receiver's output. 11. The adaptation circuitry of claim 9 , further comprising: circuitry that calculates the vertical height of the identified eye opening; and circuitry that compares the calculated vertical height to a pre-defined vertical envelope. 12. The adaptation circuitry of claim 10 , further comprising circuitry that controls horizontal and vertical sweeps of the receiver's output. 13. The adaptation circuitry of claim 9 , further comprising circuitry that finds envelope limits of the receiver's output. 14. The adaptation circuitry of claim 9 , further comprising: circuitry that determines whether the receiver's output is under-equalized or over-equalized; circuitry that, when it is determined that the receiver's output is under-equalized: generates a digital signal to increase the AC gain of the receiver if the AC gain of the receiver is not at a maximum setting, and generates a digital signal to decrease the DC gain of the receiver and set the AC gain of the receiver substantially equal to zero if the AC gain of the receiver is at the maximum setting; and circuitry that, when it is determined that the receiver's output is over-equalized: generates a digital signal to decrease the AC gain of the receiver if the AC gain of the receiver is not at a minimum setting, and generate a digital signal to increase the DC gain of the receiver and set the AC gain of the receiver substantially equal to zero if the AC gain of the receiver is at the minimum setting. 15. A communications system comprising: a receiver having at least one amplifier; an on-die instrument (ODI) configured to sample an output of the receiver; a first digital adaptation unit configured to: analyze outputs of the ODI; and generate a first set of digital signals for adjusting a gain setting of the at least one amplifier in the receiver; a decision feedback equalizer (DFE) configured to amplify the output of the receiver; and a clock-data recovery (CDR) unit coupled to an output of the DFE and configured to send data to the ODI. 16. The system of claim 15 , wherein the first digital adaptation unit is further configured to generate a matrix representation of the receiver's output. 17. The system of claim 15 , further comprising a second digital adaptation unit configured to generate a second set of digital signals for adjusting a gain setting of the DFE. 18. The system of claim 15 , further comprising circuitry for bypassing the DFE such that the CDR unit is coupled to the output of the receiver. 19. The system of claim 15 , further comprising a digital-to-analog converter configured to generate, based on the first set of digital signals, a bias signal that sets the gain setting of the at least one amplifier in the receiver. 20. The system of claim 19 , wherein: the receiver has a plurality of amplifiers; the digital-to-analog converter generates, based on the first set of digital signals, a first plurality of bias signals for setting AC gains of the plurality of amplifiers; and the digital-to-analog converter generates, based on the first set of digital signals, a second plurality of bias signals for setting DC gains of the plurality of amplifiers.

Assignees

Inventors

Classifications

  • Quality of the received signal, e.g. BER, SNR, water filling · CPC title

  • using amplitude-frequency equalisers · CPC title

  • H03G3/002Primary

    Control of digital or coded signals (H03G3/3089 take precedence) · CPC title

  • adaptive · CPC title

  • adaptive, i.e. capable of adjustment during data reception · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9379682B2 cover?
Systems and methods are provided for adjusting gain of a receiver. Adaptation circuitry is operable to identify, based on a matrix representation of a receiver's output generated from horizontal and vertical sweeps of the receiver's output, an eye opening of the receiver's output. The adaptation circuitry is also operable to determine whether a size of the eye opening needs to be changed. When …
Who is the assignee on this patent?
Altera Corp
What technology area does this patent fall under?
Primary CPC classification H03G3/002. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 28 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).