Transceiver and interface for IC package

US9374165B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9374165-B2
Application numberUS-201414295367-A
CountryUS
Kind codeB2
Filing dateJun 4, 2014
Priority dateJul 1, 2011
Publication dateJun 21, 2016
Grant dateJun 21, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An interconnect system includes a first circuit board, first and second connectors connected to the first circuit board, and a transceiver including an optical engine and arranged to receive and transmit electrical and optical signals through a cable, to convert optical signals received from the cable into electrical signals, and to convert electrical signals received from the first connector into optical signals to be transmitted through the cable. The transceiver is arranged to mate with the first and second connectors so that at least some converted electrical signals are transmitted to the first connector and so that at least some electrical signals received from the cable are transmitted to the second connector.

First claim

Opening claim text (preview).

What is claimed is: 1. An interconnect system comprising: a host circuit board; an IC package connected to the host circuit board and including a first connector, an IC circuit board, and an IC die; and a transceiver including an optical engine arranged to convert optical signals into electrical signals or arranged to convert electrical signals into optical signals; wherein the transceiver is arranged to mate and unmate with the first connector so that, when the transceiver is mated with the first connector, at least some electrical signals transmitted to and from the IC die are transmitted only on or through the IC circuit board. 2. An interconnect system according to claim 1 , wherein the IC circuit board includes a plurality of solder balls arranged in a ball grid array. 3. An interconnect system according to claim 1 , further comprising a second connector connected directly to the host circuit board and arranged to connect the transceiver directly to the host circuit board so that at least some electrical signals are transmitted directly between the transceiver and the host circuit board. 4. An interconnect system according to claim 3 , wherein the second connector is a zero-insertion-force connector. 5. An interconnect system according to claim 3 , wherein the second connector includes a latch that is arranged to connect the transceiver to the second connector. 6. An interconnect system according to claim 3 , wherein the second connector includes a clip that is arranged to connect the transceiver to the second connector. 7. An interconnect system according to claim 3 , wherein the second connector and the transceiver are connected with a screw. 8. An interconnect system according to claim 1 , wherein the first connector is an edge-card connector. 9. An interconnect system according to claim 1 , wherein the transceiver further includes a heatsink. 10. An interconnect system according to claim 9 , wherein: the transceiver further includes a transceiver circuit board; and the heatsink includes a pair of legs that are arranged to connect the transceiver circuit board to the heat sink. 11. An interconnect system according to claim 9 , wherein: the transceiver further includes a transceiver circuit board; and the heatsink includes a pair of protrusions and a strap that are arranged to connect the transceiver circuit board to the heat sink. 12. An interconnect system according to claim 9 , wherein: the transceiver further includes a transceiver circuit board; and the heatsink includes a pair of opposing clips that are arranged to connect the transceiver circuit board to the heat sink. 13. An interconnect system according to claim 9 , wherein: the transceiver further includes a transceiver circuit board; and the transceiver is connected to the host circuit board with a screw. 14. An interconnect system according to claim 1 , wherein the IC package further includes a lid. 15. An interconnect system according to claim 14 , wherein the lid provides a heat path for the optical engine when the transceiver is mated with the first connector. 16. An interconnect system according to claim 1 , wherein the transceiver includes a cable through which the transceiver receives or transmits optical signals. 17. An interconnect system according to claim 16 , wherein the optical signals are converted to electrical signals and transmitted to the IC package through the first connector. 18. An interconnect system according to claim 17 , wherein the electrical signals are further transmitted to the IC die through the first connector and the IC circuit board. 19. An interconnect system according to claim 16 , wherein the electrical signals are transmitted directly to the host circuit board through a second connector connected to the host circuit board. 20. An interconnect system according to claim 1 , wherein the transceiver includes a cable through which the transceiver receives and transmits electrical signals. 21. An interconnect system according to claim 1 , wherein the IC package includes at least one additional first connector. 22. An interconnect system comprising: a first circuit board; first and second connectors connected to the first circuit board; and a transceiver including an optical engine arranged to receive or transmit optical signals through a cable and arranged to convert optical signals received from the cable into electrical signals or to convert electrical signals received from the first connector into optical signals to be transmitted through the cable; wherein the transceiver is arranged to mate and to unmate with the first and second connectors so that, when the transceiver is mated with the first connector, electrical signals are transmitted between the transceiver and the first connector and between the transceiver and the second connector. 23. An interconnect system according to claim 22 , wherein the first connector is connected to the first circuit board through a second circuit board. 24. An interconnect system according to claim 22 , wherein the transceiver is arranged to receive or transmit electrical signals through the cable. 25. An interconnect system according to claim 22 , wherein the cable is permanently attached to the transceiver. 26. A system comprising: a host circuit board; a package surface mounted to the host circuit board and including a first connector connected to the package but not connected to the host circuit board; a second connector connected to the host circuit board but not connected to the package; and a transceiver including: a first interface arranged to mate with the first connector; a second interface arranged to mate with the second connector; a cable including at least one optical fiber; and an optical engine arranged to convert at least some electrical signals received from the second connector into optical signals and to transmit the converted optical signals to the at least one optical fiber or arranged to convert optical signals received from the at least one optical fiber into electrical signals and to transmit the converted electrical signals to the second connector. 27. The system according to claim 26 , wherein the second connector provides mechanical retention for the transceiver. 28. The system according to claim 27 , wherein the second connector provides latching for the transceiver. 29. The system according to claim 26 , wherein the second connector provides electrical connections between the transceiver and the host circuit board without going through the package. 30. The system according to claim 26 , wherein the second connector provides electrical connections between the transceiver and the host circuit board without going through the package and provides mechanical retention. 31. A system according to claim 26 , wherein the transceiver further includes at least one copper cable. 32. The system according to claim 31 , wherein the second connector provides mechanical retention for the transceiver. 33. The system according to claim 31 , wherein the second connector provides latching for the transceiver. 34. The system according to claim 31 , wherein the second connector provides electrical connections between the transceiver and the host circuit board

Assignees

Inventors

Classifications

  • being orthogonal to a side surface of the chip, e.g. parallel arrangements · CPC title

  • the light guide being disconnectable from the opto-electronic element, e.g. mutually self aligning arrangements · CPC title

  • containing printed circuit boards [PCB] · CPC title

  • comprising arrays of active devices and fibres · CPC title

  • Free space interconnects, e.g. between circuit boards or chips · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9374165B2 cover?
An interconnect system includes a first circuit board, first and second connectors connected to the first circuit board, and a transceiver including an optical engine and arranged to receive and transmit electrical and optical signals through a cable, to convert optical signals received from the cable into electrical signals, and to convert electrical signals received from the first connector i…
Who is the assignee on this patent?
Samtec Inc
What technology area does this patent fall under?
Primary CPC classification G02B6/4232. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jun 21 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).