Laminated chip electronic component, board for mounting the same, and packing unit thereof
US-8934215-B2 · Jan 13, 2015 · US
US9373446B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9373446-B2 |
| Application number | US-201414268922-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 2, 2014 |
| Priority date | Aug 9, 2013 |
| Publication date | Jun 21, 2016 |
| Grant date | Jun 21, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A multilayer ceramic electronic part may include: a ceramic body; an active layer including a plurality of first and second internal electrodes disposed to be alternately exposed to both end surfaces of the ceramic body, having the dielectric layer therebetween; an upper cover layer formed on an upper portion of the active layer; a lower cover layer formed on a lower portion of the active layer and having a thickness thicker than that of the upper cover layer; and first and second external electrodes electrically connected to the first and second internal electrodes, wherein the first and second external electrodes include: first and second conductive layers extended from both end surfaces of the ceramic body onto upper and lower main surfaces thereof; and first and second insulation layers formed on the first and second conductive layers disposed on both end surfaces of the ceramic body.
Opening claim text (preview).
What is claimed is: 1. A multilayer ceramic electronic part comprising: a ceramic body including a plurality of dielectric layers; an active layer including a plurality of first and second internal electrodes disposed in the ceramic body and disposed to be alternately exposed to end surfaces of the ceramic body, the dielectric layers being interposed between the first and second internal electrodes; an upper cover layer disposed on an upper portion of the active layer; a lower cover layer disposed on a lower portion of the active layer and having a thickness greater than that of the upper cover layer; and first and second external electrodes electrically connected to the first and second internal electrodes, wherein the first and second external electrodes include: first and second conductive layers extended from the end surfaces of the ceramic body onto upper and lower main surfaces thereof; and first and second insulation layers disposed on the first and second conductive layers disposed on the end surfaces of the ceramic body, and wherein the first and second external electrodes further comprise first and second plating layers formed to cover portions of the first and second conductive layers disposed on upper and lower main surfaces of the ceramic body and edges of the first and second insulation layers. 2. The multilayer ceramic electronic part of claim 1 , wherein the first and second conductive layers are extended from both end surfaces of the ceramic body onto both side surfaces thereof, and the first and second insulation layers are extended from the first and second conductive layers disposed on both end surfaces of the ceramic body onto both side surfaces thereof. 3. A board having a multilayer ceramic electronic part mounted thereon, the board comprising: a printed circuit board having first and second electrode pads disposed thereon; and the multilayer ceramic electronic part of claim 2 , mounted on the first and second electrode pads. 4. The multilayer ceramic electronic part of claim 1 , wherein the first and second plating layers include: a nickel (Ni) plating layer formed to cover portions of the first and second conductive layers disposed on the upper and lower main surfaces of the ceramic body and the edges of the first and second insulation layers; and a tin (Sn) plating layer formed on the nickel plating layer. 5. A board having a multilayer ceramic electronic part mounted thereon, the board comprising: a printed circuit board having first and second electrode pads disposed thereon; and the multilayer ceramic electronic part of claim 4 , mounted on the first and second electrode pads. 6. The multilayer ceramic electronic part of claim 1 , wherein the first and second insulation layers are formed of an epoxy resist. 7. A board having a multilayer ceramic electronic part mounted thereon, the board comprising: a printed circuit board having first and second electrode pads disposed thereon; and the multilayer ceramic electronic part of claim 6 , mounted on the first and second electrode pads. 8. The multilayer ceramic electronic part of claim 1 , wherein when a half of the entire thickness of the ceramic body is defined as A, a thickness of the lower cover layer is defined as B, a half of the entire thickness of the active layer is defined as C, and a thickness of the upper cover layer is defined as D, a ratio ((B+C)/A) of deviation of a central portion of the active layer from a central portion of the ceramic body is in the range of 1.065 to 1.764 (1.065≦(B+C)/A≦1.764). 9. A board having a multilayer ceramic electronic part mounted thereon, the board comprising: a printed circuit board having first and second electrode pads disposed thereon; and the multilayer ceramic electronic part of claim 8 , mounted on the first and second electrode pads. 10. The multilayer ceramic electronic part of claim 1 , wherein a ratio (D/B) of a thickness D of the upper cover layer to a thickness B of the lower cover layer is in a range of 0.021 to 0.409 (0.021≦D/B≦0.409). 11. A board having a multilayer ceramic electronic part mounted thereon, the board comprising: a printed circuit board having first and second electrode pads disposed thereon; and the multilayer ceramic electronic part of claim 10 , mounted on the first and second electrode pads. 12. The multilayer ceramic electronic part of claim 1 , wherein a ratio (B/A) of a thickness B of the lower cover layer to a half A of the entire thickness of the ceramic body is in a range of 0.331 to 1.537 (0.331≦B/A≦1.537). 13. A board having a multilayer ceramic electronic part mounted thereon, the board comprising: a printed circuit board having first and second electrode pads disposed thereon; and the multilayer ceramic electronic part of claim 12 , mounted on the first and second electrode pads. 14. The multilayer ceramic electronic part of claim 1 , wherein a ratio (C/B) of a half C of the entire thickness of the active layer to a thickness B of the lower cover layer is in a range of 0.148 to 2.441 (0.148≦C/B≦2.441). 15. A board having a multilayer ceramic electronic part mounted thereon, the board comprising: a printed circuit board having first and second electrode pads disposed thereon; and the multilayer ceramic electronic part of claim 14 , mounted on the first and second electrode pads. 16. A board having a multilayer ceramic electronic part mounted thereon, the board comprising: a printed circuit board having first and second electrode pads disposed thereon; and the multilayer ceramic electronic part of claim 1 , mounted on the first and second electrode pads. 17. A multilayer ceramic electronic part comprising: a ceramic body including a plurality of dielectric layers; an active layer including a plurality of first and second internal electrodes disposed in the ceramic body and disposed to be alternately exposed to end surfaces of the ceramic body, the dielectric layers being interposed between the first and second internal electrodes; an upper cover layer disposed on an upper portion of the active layer; a lower cover layer disposed on a lower portion of the active layer and having a thickness greater than that of the upper cover layer; and first and second external electrodes electrically connected to the first and second internal electrodes, wherein the first and second external electrodes include: first and second conductive layers extended from the end surfaces of the ceramic body onto upper and lower main surfaces thereof; and first and second insulation layers disposed on the first and second conductive layers disposed on the end surfaces of the ceramic body, and wherein points of inflection formed on both end surfaces of the ceramic body are formed at a height equal to or lower than that of a central portion of the ceramic body in a thickness direction due to a difference between strain generated in the central portion of the active layer and strain generated in the lower cover layer at the time of the application of voltage. 18. A board having a multilayer ceramic electronic part mounted thereon, the board comprising: a printed circuit board having first and second electrode pads disposed thereon; and the multilayer ceramic electronic part of claim 17 , mounted on the first and second electrode pads. 19. A manufacturing method of a multilayer ceramic electronic part, the manufacturing method comprising: preparing a multilayer body by stacking and pressing a plurality of ceramic sheets on which first and second
Ceramic dielectrics {(H01G4/085 takes precedence)} · CPC title
electrically connecting two or more layers of a stacked or rolled capacitor · CPC title
specially adapted for mounting on a printed-circuit support · CPC title
Stacked capacitors (H01G4/33 takes precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.