Display systems with compensation for line propagation delay

US9368063B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9368063-B2
Application numberUS-201414549030-A
CountryUS
Kind codeB2
Filing dateNov 20, 2014
Priority dateMay 23, 2012
Publication dateJun 14, 2016
Grant dateJun 14, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for characterizing and eliminating the effect of propagation delay on data and monitor lines of AMOLED panels is introduced. A similar technique may be utilized to cancel the effect of incomplete settling of select lines that control the write and read switches of pixels on a row.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of extracting a propagation delay effect in a display system having a pixel circuit to allow the pixel circuit sufficient time during a programming budget to settle, the pixel circuit having a light emitting device driven by a driving transistor, the pixel circuit connected to a signal line for providing programming information to the pixel circuit for influencing the current through the driving transistor and a monitor line for measuring current levels through at least the driving transistor, the method comprising: first programming the pixel circuit with a first time duration sufficient to avoid settling effects on the signal line; responsive to the first programming, measuring, from the monitor line, a current from the pixel circuit to produce a first measurement; second programming the pixel circuit with a second time duration different from the first time duration; responsive to the second programming, measuring, from the monitor line, a current from the pixel circuit to produce a second measurement; comparing the first measurement and the second measurement to extract a propagation delay effect on the signal line; and storing a representation of the extracted propagation delay effect in a memory device. 2. The method of claim 1 , further comprising using the propagation delay as a feedback for compensating for aging of the pixel circuit and hysteresis. 3. The method of claim 1 , wherein the extracting the propagation delay effect on the signal line is carried out during an initial factory calibration and used in future operation of the display system. 4. The method of claim 1 , further comprising calibrating the measured current using the extracted propagation delay effect. 5. The method of claim 1 , further comprising calibrating the programming information for the pixel circuit to account for at least the extracted propagation delay effect. 6. The method of claim 5 , wherein the calibration accounts for at least the extracted propagation delay effect and at least one of pixel non-uniformity or hysteresis. 7. The method of claim 5 , wherein the first time duration or the second time duration varies as a function of a physical distance of the pixel circuit from a readout circuit that carries out the measuring. 8. The method of claim 5 , wherein the first time duration or the second time duration is a function of a row position of the pixel circuit in the display system. 9. The method of claim 5 , further comprising determining a pixel non-uniformity effect using the extracted propagation delay effect. 10. The method of claim 5 , further comprising extracting aging information associated with the pixel circuit during non-active frame times. 11. The method of claim 10 , wherein the non-active frame times include a reset frame, a blanking frame, or during a display standby time.

Assignees

Inventors

Classifications

  • Compensation for problems related to R-C delay and attenuation in electrodes of matrix panels, e.g. in gate electrodes or on-substrate video signal electrodes · CPC title

  • G09G3/3225Primary

    using an active matrix · CPC title

  • G09G3/006Primary

    Electronic inspection or testing of displays and display drivers, e.g. of LED or LCD displays (testing individual LED's G01R31/2635; testing lamps G01R31/44; testing of optical features of LCD displays G02F1/1309) · CPC title

  • Intensity circuits (G09G1/06 - G09G1/28 take precedence) · CPC title

  • Calibration of display systems · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9368063B2 cover?
A method for characterizing and eliminating the effect of propagation delay on data and monitor lines of AMOLED panels is introduced. A similar technique may be utilized to cancel the effect of incomplete settling of select lines that control the write and read switches of pixels on a row.
Who is the assignee on this patent?
Ignis Innovation Inc
What technology area does this patent fall under?
Primary CPC classification G09G3/3225. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jun 14 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).