Array substrate and display apparatus
US-2024361643-A1 · Oct 31, 2024 · US
US9366905B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9366905-B2 |
| Application number | US-201113380895-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 6, 2011 |
| Priority date | Dec 5, 2011 |
| Publication date | Jun 14, 2016 |
| Grant date | Jun 14, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The invention relates to a liquid crystal substrate and a manufacturing method for the same. The liquid crystal substrate includes a substrate, a transparent electrode layer formed on the substrate. Slits are formed in the transparent electrode layer, and the transparent electrode layer is also provided below the slits. In the liquid crystal substrate and the manufacturing method thereof, the transparent electrode layer is also provided under the slits, thereby an electric field intensity at the slits is enhanced when a voltage is applied, and further increase a transmittance of a liquid crystal display panel.
Opening claim text (preview).
What is claimed is: 1. A liquid crystal panel applied in a vertical alignment display mode, characterized in that, the liquid crystal panel comprises a transparent electrode layer and a substrate, the transparent electrode layer has slits formed therein, and the transparent electrode layer is also provided under the slits, wherein the transparent electrode layer is disposed over the substrate without any insulating layer disposed in the transparent electrode layer; wherein the transparent electrode layer comprises a first transparent electrode layer and a second transparent electrode layer, the second transparent electrode layer has the slits formed therein, and the first transparent electrode layer is provided under the slits, the second transparent electrode layer is directly provided on a surface of the first transparent electrode layer; and wherein a material of the second transparent electrode layer is different from that of the first transparent electrode layer. 2. The liquid crystal panel according to claim 1 , characterized in that, the liquid crystal panel comprises a first insulation layer, which has a plurality of grooves formed therein, the transparent electrode layer is provided in the grooves and on the first insulation layer, the slits are provided above the grooves. 3. The liquid crystal panel according to claim 2 , characterized in that, the grooves penetrate the first insulation layer. 4. The liquid crystal panel according to claim 1 , characterized in that, the liquid crystal panel further comprises a plurality of data lines and drains, the transparent electrode layer is connected with the drain via a contact hole. 5. The liquid crystal panel according to claim 1 , characterized in that, a width of each of the slits is 0.5 μm to 7.5 μm. 6. A manufacturing method for a liquid crystal panel applied in a vertical alignment display mode, characterized in that, comprising steps of: forming a transparent electrode layer on a substrate; forming slits in the transparent electrode layer and making the transparent electrode layer also exist below the slits; wherein the step A particularly comprises: forming a first transparent electrode layer and a second transparent electrode layer on the substrate without any insulating layer disposed in the first transparent electrode layer and the second transparent electrode layer; and the step B particularly comprises: forming the slits in the second transparent electrode layer; and wherein a material of the second transparent electrode layer is different from that of the first transparent electrode layer. 7. The manufacturing method for the liquid crystal panel according to claim 6 , characterized in that, in the step A, the first transparent electrode layer is formed under a condition that a temperature is greater than 100 centigrade degree so as to appear in a polycrystal state. 8. The manufacturing method for the liquid crystal panel according to claim 6 , characterized in that, in the step A, the second transparent electrode layer is formed under a room temperature so as to appear in an amorphous state. 9. The manufacturing method for the liquid crystal panel according to claim 8 , characterized in that, after the step B, further comprising a step of: executing an annealing process to the liquid crystal panel to convert the second transparent electrode layer from the amorphous state to the polycrystal state. 10. The manufacturing method for the liquid crystal panel according to claim 9 , characterized in that, in the step B, the slits are formed by etching the second transparent electrode layer with an etchant, the etchant is a weak acid. 11. The manufacturing method for the liquid crystal panel according to claim 6 , characterized in that, a width of each of the slits is 0.5 μm to 7.5 μm.
pixel · CPC title
Physics · mapped topic
Structures for producing distorted electric fields, e.g. bumps, protrusions, recesses, slits in pixel electrodes · CPC title
characterised by their electrical, optical, physical properties; materials therefor; method of making · CPC title
Physics · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.