Estimation apparatus, estimation method, and computer readable medium
US-2024401981-A1 · Dec 5, 2024 · US
US9366547B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9366547-B2 |
| Application number | US-63259309-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 7, 2009 |
| Priority date | Dec 7, 2009 |
| Publication date | Jun 14, 2016 |
| Grant date | Jun 14, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A sensor arrangement has a plurality of Hall sensor devices, each configured to provide a sensor voltage in response to a magnetic field intensity. A selection unit is configured to forward either of the sensor voltages in response to a selection signal. A transconductance amplifier is configured to generate a sensing current depending on a forwarded sensor voltage. A filter stage has a resistor and a filter capacitor connected in parallel in a switchable manner in response to a first switching signal. The filter stage is configured to generate a filtered voltage across the filter capacitor depending on a sensing current. A capacitive analog-to-digital converter has an input capacitor being connected to the filter capacitor in a switchable manner in response to a second switching signal. The analog-to-digital converter is configured to generate a digital sensor value based on a filtered voltage. The sensor arrangement further has a control circuit which is configured to generate the selection signal and the first and the second switching signals such that for each of the forwarded sensor voltages in a first time segment, the filtered voltage across the filter capacitor is generated, and in a second time segment, the input capacitor is connected to the filter capacitor.
Opening claim text (preview).
We claim: 1. A sensor arrangement, comprising: a plurality of Hall sensor devices each configured to provide a sensor voltage in response to a magnetic field intensity; a selection unit configured to select a Hall sensor device from the plurality of Hall sensor devices and to forward a selected sensor voltage of the selected Hall sensor device; a transconductance amplifier configured to generate a sensing current when the selection unit forwards the selected sensor voltage of the selected Hall sensor device, the sensing current depending on the forwarded selected sensor voltage; a filter stage having a resistor and a filter capacitor connected in parallel in a switchable manner in response to a first switching signal, the filter stage being designed such that a filtered voltage forms across the filter capacitor depending on the sensing current; a capacitive analog-to-digital converter having an input capacitor being connected to the filter capacitor in a switchable manner in response to a second switching signal, the analog-to-digital converter being configured to generate a digital sensor value based on the filtered voltage; and a control circuit configured to generate the first and the second switching signals such that for the selected sensor voltage being forwarded by the selection unit in a first time segment, the filtered voltage across the filter capacitor is formed, and in a second time segment, the input capacitor is connected to the filter capacitor. 2. The sensor arrangement of claim 1 , wherein the analog-to-digital converter is a Nyquist-type analog-to-digital converter. 3. The sensor arrangement of claim 1 , wherein the analog-to-digital converter is a successive approximation analog-to-digital converter. 4. The sensor arrangement of claim 1 , wherein the analog-to-digital converter comprises a reference voltage circuit configured to provide a high reference voltage and a low reference voltage in an open-loop manner. 5. The sensor arrangement of claim 4 , wherein the analog-to-digital converter and the reference voltage circuit are configured to be switched off temporarily in response to a power down signal which is generated by the control circuit. 6. The sensor arrangement of claim 1 , further comprising an offset current circuit configured to generate an offset current in response to an offset control signal, the offset current being provided additive to the sensing current, wherein the filter stage is designed such that the filtered voltage forms across the filter capacitor, and wherein the filtered voltage is formed based on a combination of the sensing current and the offset current. 7. The sensor arrangement of claim 6 , wherein the offset current circuit comprises a digital-to-analog converter which is provided with the offset control signal. 8. The sensor arrangement of claim 6 , further comprising a processing unit being configured to receive the digital sensor value; to determine an offset value based on the digital sensor value received; and to generate the offset control signal based on the offset value. 9. The sensor arrangement of claim 8 , wherein the processing unit comprises a digital signal processor. 10. The sensor arrangement of claim 6 , wherein the offset current circuit is configured to be switched off temporarily in response to a power down signal which is generated by the control circuit. 11. The sensor arrangement of claim 1 , wherein the transconductance amplifier is configured to be switched off temporarily in response to a power down signal which is generated by the control circuit. 12. The sensor arrangement of claim 1 , wherein the filter stage is designed such that, when the selection unit forwards the selected sensor voltage of the selected Hall sensor device, the filter capacitor discharges in a third time segment before the first time segment in response to a third switching signal which is generated by the control circuit. 13. The sensor arrangement of claim 1 , further comprising a Hall bias current circuit configured to provide a Hall bias current to the selected Hall sensor device; and a midpoint control circuit configured to provide a midpoint control signal to the selected Hall sensor device. 14. The sensor arrangement of claim 13 , wherein the Hall bias current circuit and the midpoint control circuit are configured to be switched off temporarily in response to a power down signal which is generated by the control circuit. 15. The sensor arrangement of claim 1 , wherein the Hall sensor devices are configured to be operated in a chopping mode of operation in response to a chopping control signal which is generated by the control circuit. 16. The sensor arrangement of claim 1 , further comprising: a first oscillator circuit configured to generate a first clock signal which is provided to the control circuit as a basis for generating the first and the second switching signals; and a second oscillator circuit configured to generate a second clock signal having a higher clock frequency than the first clock signal, the second clock signal being provided to the analog-to-digital converter; wherein the second oscillator circuit has a higher power consumption than the first oscillator circuit and is configured to be switched off temporarily in response to a power down signal, which is generated by the control circuit. 17. The sensor arrangement of claim 16 , wherein the first oscillator circuit is configured to be trimmed by means of the second clock signal. 18. A method for operating a sensor arrangement having a plurality of Hall sensor devices being responsive to a magnetic field intensity, the method comprising: selecting a Hall sensor device from the plurality of Hall sensor devices; controlling the selected Hall sensor device to generate a sensor voltage; forwarding the generated sensor voltage to a transconductance amplifier; generating a sensing current depending on the forwarded sensor voltage by means of the transconductance amplifier; connecting in parallel, during a first time segment for the forwarded sensor voltage, a resistor and a filter capacitor; charging, during the first time segment, the filter capacitor with the generated sensing current and generating a filtered voltage across the filter capacitor; disconnecting, at the end of the first time segment, the resistor and the filter capacitor; connecting, during a second time segment for the forwarded sensor voltage, the filter capacitor to an input capacitor of a capacitive analog-to-digital converter; and generating, during the second time segment, a digital sensor value based on the filtered voltage by means of the analog-to-digital converter. 19. The method of claim 18 , wherein the digital sensor value is generated using a successive approximation method. 20. The method of claim 18 , wherein a high reference voltage and a low reference voltage are generated for the analog-to-digital converter in an open-loop manner. 21. The method of claim 18 , wherein the analog-to-digital converter is switched off temporarily during a time segment being a beginning part of the first time segment. 22. The method of claim 18 , further comprising: generating an offset current for the generated sensing current in response to an offset control signal; providing the offset current additive to the generated sensing current for charging the filter capacitor; and generating the filtered voltage across the filter capacitor depending on a combination of
influenced by the relative movement between the Hall device and magnetic fields (see G01R33/06) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.