Logic elements comprising carbon nanotube field effect transistor (CNTFET) devices and methods of making same

US9362390B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9362390-B2
Application numberUS-201113579828-A
CountryUS
Kind codeB2
Filing dateFeb 22, 2011
Priority dateFeb 22, 2010
Publication dateJun 7, 2016
Grant dateJun 7, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Inverter circuits and NAND circuits comprising nanotube based FETs and methods of making the same are described. Such circuits can be fabricating using field effect transistors comprising a source, a drain, a channel region, and a gate, wherein the first channel region includes a fabric of semiconducting nanotubes of a given conductivity type. Such FETs can be arranged to provide inverter circuits in either two-dimension or three-dimensional (stacked) layouts. Design equations based upon consideration of the electrical characteristics of the nanotubes are described which permit optimization of circuit design layout based upon constants that are indicative of the current carrying capacity of the nanotube fabrics of different FETs.

First claim

Opening claim text (preview).

What is claimed is: 1. A carbon nanotube based transistor device, comprising: a nanotube fabric disposed over a layer of insulating material, said nanotube fabric comprising a plurality of nanotube elements, wherein said nanotube fabric includes substantially only semiconducting nanotubes; a first conductive element formed over a first region of said nanotube fabric; a second conductive element formed over a second region of said nanotube fabric; an insulating element formed over a third region of said nanotube fabric, said third region disposed between said first region and said second region; a third conductive element formed over said insulating element; wherein said first conductive element, second conductive element, and third conductive element are separated from one another; wherein said third conductive element comprises a gate and said third region of said nanotube fabric comprises a channel region, said channel region having a length and a width, said length corresponding to a distance between said first region of said nanotube fabric and said second region of said nanotube fabric, and said width being transverse to said length; and wherein said nanotube fabric is an ordered nanotube fabric having a nanotube linear density within said channel region greater than or equal to about 80 nanotubes per micrometer width of said channel region. 2. The carbon nanotube based transistor device of claim 1 wherein said first region of said nanotube fabric defines a source region and said first conductive element defines a source terminal. 3. The carbon nanotube based transistor device of claim 1 wherein said second region of said nanotube fabric defines a drain region and said second conductive element defines a drain terminal. 4. The carbon nanotube based transistor device of claim 1 wherein said third region of said nanotube fabric defines a channel region and said third conductive element defines a gate terminal. 5. The carbon nanotube based transistor device of claim 1 wherein said third region of said nanotube fabric forms a conductive pathway between said first region and said second region responsive to an electrical bias formed on said third conductive element. 6. The carbon nanotube based transistor device of claim 1 wherein said first conductive element and said second conductive element are a material selected from the list consisting of titanium (Ti), lead (Pb), and cobalt (Co). 7. The carbon nanotube based transistor device of claim 1 wherein said nanotube elements are substantially all semiconducting carbon nanotubes. 8. The carbon nanotube based transistor device of claim 7 wherein said semiconducting carbon nanotubes are substantially all p-type carbon nanotubes. 9. The carbon nanotube based transistor device of claim 7 wherein said semiconducting carbon nanotubes are substantially all n-type carbon nanotubes. 10. The carbon nanotube based transistor device of claim 1 wherein said nanotube fabric is a composite mixture of carbon nanotubes and other materials. 11. The carbon nanotube based transistor device of claim 10 wherein said other materials are selected from the group consisting of buckyballs, amorphous carbon, silver nanotubes, quantum dots, colloidal silver, monodisperse polystyrene beads, and silica particles. 12. The carbon nanotube based transistor device of claim 1 wherein at least a portion of said third region of said nanotube fabric is comprised of a network of nanotube elements oriented in a single direction. 13. The carbon nanotube based transistor device of claim 12 wherein said single direction substantially matches the path of charge flow through said third region of said nanotube fabric. 14. The carbon nanotube based transistor device of claim 1 wherein said nanotube linear density within said channel region is within the range of about 150-1300 nanotubes per micrometer width of said channel region. 15. The carbon nanotube based transistor device of claim 1 wherein the nanotubes of the nanotube fabric are substantially oriented along a single direction. 16. A method of making carbon nanotube based transistor device, comprising: forming a nanotube fabric over a layer of insulating material, said nanotube fabric comprising a plurality of nanotube elements, wherein said nanotube fabric includes substantially only semiconducting nanotubes; forming a first conductive element formed over a first region of said nanotube fabric forming a second conductive element formed over a second region of said nanotube fabric; forming an insulating element over a third region of said nanotube fabric, said third region disposed between said first region and said second region; forming a third conductive element formed over said insulating element; wherein said first conductive element, second conductive element, and third conductive element are separated from one another; wherein said third conductive element is a gate and said third region of said nanotube fabric is a channel region, said channel region having a length and a width, said length corresponding to a distance between said first region of said nanotube fabric and said second region of said nanotube fabric, and said width being transverse to said length; and wherein said nanotube fabric is an ordered nanotube fabric having a nanotube linear density within said channel region greater than or equal to about 80 nanotubes per micrometer width of said channel region. 17. The method of claim 16 wherein said first region of said nanotube fabric defines a source region and said first conductive element defines a source terminal. 18. The method of claim 16 wherein said second region of said nanotube fabric defines a drain region and said second conductive element defines a drain terminal. 19. The method of claim 16 wherein said third region of said nanotube fabric defines a channel region and said third conductive element defines a gate terminal. 20. The method of claim 16 wherein said third region of said nanotube fabric forms a conductive pathway between said first region and said second region responsive to an electrical bias formed on said third conductive element. 21. The method of claim 16 wherein said first conductive element and said second conductive element are a material selected from the list consisting of titanium (Ti), lead (Pb), and cobalt (Co). 22. The method of claim 16 wherein said nanotube elements are substantially all semiconducting carbon nanotubes. 23. The method of claim 22 wherein said semiconducting carbon nanotubes are substantially all p-type carbon nanotubes. 24. The method of claim 22 wherein said semiconducting carbon nanotubes are substantially all n-type carbon nanotubes. 25. The method of claim 16 wherein said nanotube fabric is a composite mixture of carbon nanotubes and other materials. 26. The method of claim 25 wherein said other materials are selected from the group consisting of buckyballs, amorphous carbon, silver nanotubes, quantum dots, colloidal silver, monodisperse polystyrene beads, and silica particles. 27. The method of claim 16 wherein at least of portion of said third region of said nanotube fabric is comprised of a network of nanotube elements oriented in a single direction. 28. The method of claim 27 wherein said single direction substantially matches the path of charge flow through said third region of s

Assignees

Inventors

Classifications

  • Carbon, e.g. diamond-like carbon · CPC title

  • characterised by logic function, e.g. AND, OR, NOR, NOT circuits (H03K19/003 - H03K19/01 take precedence) · CPC title

  • Manufacture or treatment of nanostructures · CPC title

  • Carbon nanotubes, CNTs · CPC title

  • Circuit design · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9362390B2 cover?
Inverter circuits and NAND circuits comprising nanotube based FETs and methods of making the same are described. Such circuits can be fabricating using field effect transistors comprising a source, a drain, a channel region, and a gate, wherein the first channel region includes a fabric of semiconducting nanotubes of a given conductivity type. Such FETs can be arranged to provide inverter circu…
Who is the assignee on this patent?
Bertin Claude L, Nantero Inc
What technology area does this patent fall under?
Primary CPC classification B82Y10/00. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Tue Jun 07 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).