Statistical peak-current management in non-volatile memory devices

US9361951B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9361951-B2
Application numberUS-201414468661-A
CountryUS
Kind codeB2
Filing dateAug 26, 2014
Priority dateJan 14, 2014
Publication dateJun 7, 2016
Grant dateJun 7, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method includes, in a storage system that includes multiple memory devices, holding a definition of a given type of storage command. Multiple storage commands of the given type are executed in the memory devices, such that an actual current consumption of each storage command deviates from a nominal current waveform defined for the given type by no more than a predefined deviation, and such that each storage command is preceded by a random delay.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method, comprising: in a storage system that includes multiple memory devices, receiving a given type of storage command; selecting a sequence of sub-operations dependent upon the given type; generating a pseudo-random number; and after delaying for a time dependent upon the pseudo-random number, executing in the memory devices the sequence of sub-operations, wherein parameters of a waveform of an actual current consumption corresponding to the execution of the received storage command deviates from parameters of a nominal current waveform defined for the given type by no more than a predefined deviation. 2. The method according to claim 1 , wherein the waveform of the actual current consumption and the nominal current waveform each comprises one or more current peaks, and wherein the predefined deviation corresponds to deviation in one or more parameters characterizing the current peaks. 3. The method according to claim 2 , wherein the predefined deviation corresponds to a maximal difference between a first number of the current peaks in the waveform of the actual current consumption and a second number of the current peaks in the nominal current waveform. 4. The method according to claim 2 , wherein the predefined deviation corresponds to a maximal difference between gap interval durations that separate adjacent current peaks in the waveform of the actual current consumption and in the nominal current waveform. 5. The method according to claim 2 , wherein the predefined deviation corresponds to a maximal difference between respective widths of the current peaks in the waveform of the actual current consumption and in the nominal current waveform. 6. The method according to claim 1 , wherein generating the pseudo-random number comprises generating the pseudo-random number using a pseudo-random number generator circuit. 7. A storage system, comprising: multiple memory devices; and storage circuitry, which is configured to: receive a given type of storage command; select a sequence of sub-operations dependent upon the given type; generate a pseudo-random number; and after a time delay dependent upon the pseudo-random number, execute in the memory devices the sequence of sub-operations, wherein parameters of a waveform of an actual current consumption corresponding to the execution of the received storage command deviates from parameters of a nominal current waveform defined for the given type by no more than a predefined deviation. 8. The storage system according to claim 7 , wherein the waveform of the actual current consumption and the nominal current waveform each comprises one or more current peaks, and wherein the predefined deviation corresponds to deviation in one or more parameters characterizing the current peaks. 9. The storage system according to claim 8 , wherein the predefined deviation corresponds to a maximal difference between a first number of the current peaks in the waveform of the actual current consumption and a second number of the current peaks in the nominal current waveform. 10. The storage system according to claim 8 , wherein the predefined deviation corresponds to a maximal difference between gap interval durations that separate adjacent current peaks in the waveform of the actual current consumption and in the nominal current waveform. 11. The storage system according to claim 8 , wherein the predefined deviation corresponds to a maximal difference between respective widths of the current peaks in the waveform of the actual current consumption and in the nominal current waveform. 12. The storage system according to claim 7 , wherein to generate the pseudo-random number, the storage circuitry is configured to generate the pseudo-random number using a pseudo-random number generator circuit. 13. A memory controller, comprising: a pseudo-random number generator circuit configured to generate a pseudo-random number; and a processor configured to generate and send a given type of storage command to multiple memory devices coupled to the memory controller, the given type of storage command including information determining a sequence of sub-operations to be selected by the multiple memory devices; wherein the generated pseudo-random number specifies a time delay after which the multiple memory devices execute the sequence of sub-operations, wherein parameters of a waveform of an actual current consumption corresponding to the execution of the received storage command deviates from parameters of a nominal current waveform defined for the given type by no more than a predefined deviation. 14. The memory controller according to claim 13 , wherein the waveform of the actual current consumption and the nominal current waveform each comprises one or more current peaks, and wherein the predefined deviation corresponds to deviation in one or more parameters characterizing the current peaks. 15. The memory controller according to claim 14 , wherein the predefined deviation corresponds to a maximal difference between a first number of the current peaks in the waveform of the actual current consumption and a second number of the current peaks in the nominal current waveform. 16. The memory controller according to claim 14 , wherein the predefined deviation corresponds to a maximal difference between gap interval durations that separate adjacent current peaks in the waveform of the actual current consumption and in the nominal current waveform. 17. The memory controller according to claim 14 , wherein the predefined deviation corresponds to a maximal difference between respective widths of the current peaks in the waveform of the actual current consumption and in the nominal current waveform.

Assignees

Inventors

Classifications

  • Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops (G11C5/141 takes precedence) · CPC title

  • G11C5/14Primary

    Power supply arrangements {, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels} · CPC title

  • Programming voltage switching circuits · CPC title

  • G11C16/10Primary

    Programming or data input circuits · CPC title

  • Power supply circuits · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9361951B2 cover?
A method includes, in a storage system that includes multiple memory devices, holding a definition of a given type of storage command. Multiple storage commands of the given type are executed in the memory devices, such that an actual current consumption of each storage command deviates from a nominal current waveform defined for the given type by no more than a predefined deviation, and such t…
Who is the assignee on this patent?
Apple Inc
What technology area does this patent fall under?
Primary CPC classification G11C5/14. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jun 07 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).