Comparators for delta-sigma modulators
US-2015381199-A1 · Dec 31, 2015 · US
US9356618B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9356618-B2 |
| Application number | US-201514617705-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 9, 2015 |
| Priority date | Feb 12, 2014 |
| Publication date | May 31, 2016 |
| Grant date | May 31, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Provided is a second order loop filter (LF). The second order LF includes: an operational amplifier including a first input, a second input receiving a differential input of the first input, and an output; an inverter inverting a signal output from the output of the operational amplifier to output an inverted signal; a first resistor connected to between the first input and a first node; a second resistor connected to between the output of the operational amplifier and the first node; a third resistor connected to between the first input and an input signal; a first capacitor connected to between the second input and the first node; a second capacitor connected to between the output of the operational amplifier and an output of the inverter; and a third capacitor connected to between the output and the first input of the operational amplifier, wherein the second input is connected to a ground voltage.
Opening claim text (preview).
What is claimed is: 1. A second order loop filter comprising: an operational amplifier comprising a first input, a second input for receiving a differential input of the first input, and an output; an inverter for inverting a signal output from the output of the operational amplifier, and outputting the inverted signal; a first resistor connected between the first input and a first node; a second resistor connected between the output of the operational amplifier and the first node; a third resistor connected between the first input and an input signal; a first capacitor connected between the second input and the first node; a second capacitor connected between the output of the operational amplifier and an output of the inverter; and a third capacitor connected between the output and the first input of the operational amplifier, wherein the second input is connected to a ground voltage. 2. The second order loop filter of claim 1 , wherein the first to third capacitors comprise variable capacitors, or the first to third resistors comprise variable resistors. 3. The second order loop filter of claim 2 , further comprising: a fourth resistor connected in parallel to the first capacitor. 4. The second order loop filter of claim 2 , wherein capacitance values of the first to third capacitors are adjusted to configure the second order LF to perform a low pass filter operation. 5. The second order loop filter of claim 3 , wherein the second or third capacitor is adjusted to configure a first order term of a denominator of a transfer function of the second order loop filter (LF) to be zero. 6. The second order loop filter of claim 2 , wherein the operational amplifier comprises an operational transconductance amplifier (OTA). 7. The second order loop filter of claim 2 , wherein the first capacitor is for adjusting a parasitic capacitance generated at the first node. 8. A second order loop filter comprising: an operational amplifier comprising a first input, a second input, a first output and a second output; a first resistor connected between the first input and a first node; a second resistor connected between the first output and the first node; a third resistor connected between the first input and a first input signal; a fourth resistor connected between the second input and a second node; a fifth resistor connected between the second output and the second node; a sixth resistor connected between the second input and a second input signal; a first capacitor connected between the first node and the second node; a second capacitor connected between the second output and the first node; a third capacitor connected between the first input and the first output; a fourth capacitor connected between the first output and the second node; and a fifth capacitor connected between the second input and the second output, wherein the first and second inputs comprise differential inputs, the first and second outputs comprise differential outputs, and the first and second input signals comprise differential input signals. 9. The second order loop filter of claim 8 , wherein the first to fifth capacitors comprise variable capacitors, or the first to sixth resistors comprise variable resistors. 10. The second order loop filter of claim 9 , further comprising: a seventh resistor connected in parallel to the first capacitor. 11. A multi-order delta-sigma modulator comprising: a second order loop filter (LF) for integrating a difference between an input signal and an analog signal, and outputting the integrated signal; a quantizer for quantizing a signal output from the second order LF, and outputting the quantized signal; and a digital to analog converter (DAC) for converting the signal output from the quantizer into an analog signal, and outputting the analog signal, wherein the second order LF comprises: an operational amplifier comprising a first input, a second input for receiving a differential input of the first input, and an output; an inverter for inverting a signal output from the output of the operational amplifier, and outputting the inverted signal; a first resistor connected between the first input and a first node; a second resistor connected between the output of the operational amplifier and the first node; a third resistor connected between the first input and an input signal; a first capacitor connected between the second input and the first node; a second capacitor connected between the output of the operational amplifier and an output of the inverter; and a third capacitor connected between the output and the first input of the operational amplifier, wherein the second input is connected to a ground voltage. 12. The multi-order delta-sigma modulator (DSM) of claim 11 , wherein the first to third capacitors comprise variable capacitors, or the first to third resistors comprise variable resistors. 13. The multi-order delta-sigma modulator (DSM) of claim 12 , further comprising: an integrator provided between the input signal and an input of the second order LF, wherein the integrator integrates a difference between the input signal and the analog signal, and transmits the integrated signal to the second order LF. 14. The multi-order delta-sigma modulator (DSM) of claim 12 , further comprising: n loop filters (LFs), wherein n is a natural number larger than zero, and wherein the n LFs and the second order LF are serially connected, and the multi-order DSM is for quantizing a final output signal from the n LFs and the second order LF that are serially connected, and outputting the quantized signal. 15. The multi-order delta-sigma modulator (DSM) of claim 12 , wherein as the n increases, a size of a noise transfer function (NFT) of the multi order DSM increases step by step.
Analogue/digital converters using delta-sigma modulation as an intermediate step · CPC title
Calibration · CPC title
the quantiser being a single bit one · CPC title
Leapfrog structures · CPC title
using a single operational amplifier (H03H11/1204 takes precedence; parallel-T filters H03H11/1295) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.