Logic drive using standard commodity programmable logic ic chips comprising non-volatile random access memory cells
US-2024380401-A1 · Nov 14, 2024 · US
US9349941B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9349941-B2 |
| Application number | US-201514944117-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 17, 2015 |
| Priority date | Feb 12, 2007 |
| Publication date | May 24, 2016 |
| Grant date | May 24, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The present invention is directed to a multi-state current-switching magnetic memory element configured to store a state by current flowing therethrough to switch the state. The magnetic memory element includes a stack of two or more magnetic tunneling junctions (MTJs) with each MTJ including a free layer with a switchable magnetic orientation perpendicular to a layer plane thereof, a barrier layer, and a fixed layer with a fixed magnetic orientation perpendicular to a layer plane thereof. Each MTJ is separated from other MTJs in the stack by at least an isolation layer. The stack of MTJs may store more than one bit of information. The free layer of each MTJ has a switching current threshold different from free layers of other MTJs in the stack.
Opening claim text (preview).
What is claimed is: 1. A multi-state current-switching magnetic memory element configured to store a state by current flowing therethrough to switch the state comprising: a stack of two or more magnetic tunnel junctions (MTJs), each MTJ including a free layer with a switchable magnetic orientation perpendicular to a layer plane thereof, a barrier layer, and a fixed layer with a fixed magnetic orientation perpendicular to a layer plane thereof, each MTJ being separated from other MTJs in the stack by at least an isolation layer, the stack of MTJs operable to store more than one bit of information, wherein the free layer of each MTJ has a switching current threshold different from free layers of other MTJs in the stack. 2. The magnetic memory element of claim 1 , wherein the free layer of each MTJ has a different composition from free layers of other MTJs in the stack. 3. The magnetic memory element of claim 1 , wherein the free layer of each MTJ has a different oxide content from free layers of other MTJs in the stack. 4. The magnetic memory element of claim 1 , wherein the isolation layer has an amorphous structure. 5. The magnetic memory element of claim 1 , wherein the isolation layer is non-magnetic. 6. The magnetic memory element of claim 1 , wherein each MTJ in the stack stores one bit of information. 7. The magnetic memory element of claim 1 , wherein each MTJ has a different thickness from other MTJs in the stack. 8. The magnetic memory element of claim 1 , wherein each MTJ has a different in-plane dimension compared with other MTJs in the stack. 9. The magnetic memory element of claim 1 , wherein the barrier layer of each MTJ has a different thickness from barrier layers of other MTJs in the stack, thereby providing each MTJ a unique electrical resistance.
details concerning the memory cell structure, e.g. the layers of the ferromagnetic memory cell · CPC title
using magnetic storage elements · CPC title
Electricity · mapped topic
Electricity · mapped topic
Reading or sensing circuits or methods · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.