Failover handling in modular switched fabric for data storage systems
US-2015370666-A1 · Dec 24, 2015 · US
Semiconductor memory device with plural memory die and controller die
US9348786B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9348786-B2 |
| Application number | US-201514625858-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 19, 2015 |
| Priority date | Feb 25, 2010 |
| Publication date | May 24, 2016 |
| Grant date | May 24, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A semiconductor memory device including a plurality of memory die and a controller die. The controller die is connected to an internal control bus. The controller die is configured to provide to a selected one of the memory die an internal read command responsive to an external read command. The selected memory die is configured to provide read data to the controller in response to the internal read command; wherein latency between receipt by the controller die of the external read command and receipt of the read data from the selected memory die differs for at least two of the memory die when selected as the selected memory die.
First claim
Opening claim text (preview).
What is claimed is: 1. A system comprising: a memory controller configured to supply a global clock signal and an external read command via an external control bus; and a memory device separate from the memory controller and comprising a plurality of memory dies and a controller die, the memory device being communicatively coupled to the external control bus to receive the global clock signal and the external read command, and the controller die being configured to provide an in…
Assignees
Inventors
Classifications
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9348786B2 cover?
- A semiconductor memory device including a plurality of memory die and a controller die. The controller die is connected to an internal control bus. The controller die is configured to provide to a selected one of the memory die an internal read command responsive to an external read command. The selected memory die is configured to provide read data to the controller in response to the internal…
- Who is the assignee on this patent?
- Conversant Intellectual Property Man Inc
- What technology area does this patent fall under?
- Primary CPC classification G06F13/4234. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue May 24 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).