Data cache prefetch throttle
US-9116815-B2 · Aug 25, 2015 · US
Controlling prefetch aggressiveness based on thrash events
US9348753B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9348753-B2 |
| Application number | US-201213648733-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 10, 2012 |
| Priority date | Oct 10, 2012 |
| Publication date | May 24, 2016 |
| Grant date | May 24, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method and apparatus for controlling the aggressiveness of a prefetcher based on thrash events is presented. An aggressiveness of a prefetcher for a cache is controlled based upon a number of thrashed cache lines that are replaced by a prefetched cache line and subsequently written back into the cache before the prefetched cache line has been accessed.
First claim
Opening claim text (preview).
What is claimed: 1. A method, comprising: identifying a number of thrashed cache lines, wherein each of the thrashed cache lines is a cache line that is both replaced by a prefetched cache line and subsequently written back into a cache before the prefetched cache line has been accessed; and controlling an aggressiveness of a prefetcher based on the identified number of thrashed cache lines. 2. The method of claim 1 , wherein controlling the aggressiveness…
Assignees
Inventors
Classifications
- G06F12/0862Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9348753B2 cover?
- A method and apparatus for controlling the aggressiveness of a prefetcher based on thrash events is presented. An aggressiveness of a prefetcher for a cache is controlled based upon a number of thrashed cache lines that are replaced by a prefetched cache line and subsequently written back into the cache before the prefetched cache line has been accessed.
- Who is the assignee on this patent?
- Advanced Micro Devices Inc
- What technology area does this patent fall under?
- Primary CPC classification G06F12/0862. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue May 24 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).