Apparatus and method for repairing cache arrays in a multi-core microprocessor
US-2015339232-A1 · Nov 26, 2015 · US
US9348690B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9348690-B2 |
| Application number | US-201313972812-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 21, 2013 |
| Priority date | Aug 21, 2013 |
| Publication date | May 24, 2016 |
| Grant date | May 24, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An apparatus has a shared fuse array and a plurality of x86-compatible microprocessors disposed on a die. The shared fuse array has a plurality of semiconductor fuses programmed with compressed configuration data and error checking and correction (ECC) codes accessible by a plurality of x86-compatible microprocessors and another plurality of semiconductor fuses programmed with uncompressed system hardware configuration data that is employed to initialize control circuit elements within the plurality of x86-compatible microprocessors. The plurality of microprocessor cores is disposed on the die, where each of the plurality of microprocessors is coupled to the shared fuse array and is configured to access all of the compressed configuration data during power-up/reset, for initialization of elements within the each of the plurality of microprocessors. The each of the plurality of microprocessors includes a reset controller that is configured to access the compressed configuration data and the ECC codes, to correct errors in said compressed configuration data resulting in corrected compressed configuration data, to decompress the corrected compressed configuration data, and to distribute decompressed configuration data to initialize the elements.
Opening claim text (preview).
What is claimed is: 1. An apparatus for storing and decompressing configuration data in a multi-core microprocessor, the apparatus comprising: a shared fuse array, disposed on a die, said shared fuse array comprising: a plurality of semiconductor fuses programmed with compressed configuration data and error checking and correction (ECC) codes accessible by a plurality of x86-compatible microprocessors; and another plurality of semiconductor fuses programmed with uncompressed sy…
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.