System and method for synchronizing multiple video streams
US-9122443-B1 · Sep 1, 2015 · US
Display link clocking method and apparatus
US9348355B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9348355-B2 |
| Application number | US-86229810-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 24, 2010 |
| Priority date | Aug 24, 2009 |
| Publication date | May 24, 2016 |
| Grant date | May 24, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An apparatus includes a clock circuit and a plurality of display interface circuits. The clock circuit provides a common clock signal. The display interface circuits each provide a respective display link clock signal in response to the common clock signal. One of the display link clock signals is at a different clock speed that another of the display link clock signals.
First claim
Opening claim text (preview).
What is claimed is: 1. An apparatus comprising: a clock circuit that is operative to provide a common clock signal synthesized from a reference clock signal; and a plurality of display interface circuits that are operative to provide a plurality of respective display link clock signals in response to the common clock signal, wherein a first of the plurality of display link clock signals is at a different clock speed than the common clock signal while a second of the plurality of…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9348355B2 cover?
- An apparatus includes a clock circuit and a plurality of display interface circuits. The clock circuit provides a common clock signal. The display interface circuits each provide a respective display link clock signal in response to the common clock signal. One of the display link clock signals is at a different clock speed that another of the display link clock signals.
- Who is the assignee on this patent?
- Glen David I J, Carter Collis Quinn, Shtutman Natan, and 3 more
- What technology area does this patent fall under?
- Primary CPC classification G06F1/06. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue May 24 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).