Selective conductive barrier layer formation

US9343357B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9343357-B2
Application numberUS-201414274099-A
CountryUS
Kind codeB2
Filing dateMay 9, 2014
Priority dateFeb 28, 2014
Publication dateMay 17, 2016
Grant dateMay 17, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor device includes a die having a via coupling a first interconnect layer to a trench. The semiconductor device also includes a barrier layer on sidewalls and adjacent surfaces of the trench, and on sidewalls of the via. The semiconductor device has a doped conductive layer on a surface of the first interconnect layer. The doped conductive layer extends between the sidewalls of the via. The semiconductor device further includes a conductive material on the barrier layer in both the via and the trench. The conductive material is on the doped conductive layer disposed on the surface of the first interconnect layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device comprising: a die including a via coupling a first interconnect layer to a trench; a barrier layer on sidewalls and adjacent surfaces of the trench, and on sidewalls of the via, the barrier layer including a first sidewall portion and a second sidewall portion directly on a surface of the first interconnect layer; a doped conductive layer directly on the surface of the first interconnect layer, the doped conductive layer extending between the first sidewall portion and the second sidewall portion of the barrier layer on opposing sidewalls of the via; and a conductive material on the barrier layer in both the via and the trench, the conductive material disposed directly on a surface of the doped conductive layer opposite the surface of the first interconnect layer. 2. The semiconductor device of claim 1 , in which the barrier layer comprises aluminum oxide (Al 2 O 3 ). 3. The semiconductor device of claim 1 , in which the conductive material comprises copper and aluminum. 4. The semiconductor device of claim 1 , further comprising an etch stop layer on portions of the first interconnect layer, the etch stop layer comprising silicon nitrogen-containing oxycarbides (SiCON). 5. The semiconductor device of claim 1 , in which the doped conductive layer comprises a copper aluminum alloy. 6. The semiconductor device of claim 1 , in which the first interconnect layer comprises copper. 7. The semiconductor device of claim 1 , in which the doped conductive layer also extends between the conductive material and the surface of the first interconnect layer. 8. The semiconductor device of claim 1 incorporated into at least one of a music player, a video player, an entertainment unit, a navigation device, a communications device, a personal digital assistant (PDA), a fixed location data unit, and a computer. 9. A semiconductor device comprising: a die including a via coupling a first interconnect layer to a trench; a barrier layer on sidewalls and adjacent surfaces of the trench, and on sidewalls of the via, the barrier layer including a first sidewall portion and a second sidewall directly on a surface of the first interconnect layer; a doped conductive layer directly on the surface of the first interconnect layer, the doped conductive layer extending between the first sidewall portion and the second sidewall portion of the barrier layer on opposing sidewalls of the via; and means for conducting in both the via and the trench on the barrier layer, the conducting means being directly on a surface of the doped conductive layer opposite the surface of the first interconnect layer. 10. The semiconductor device of claim 9 , in which the barrier layer comprises aluminum oxide (Al 2 O 3 ). 11. The semiconductor device of claim 9 , in which the means for conducting comprises copper and aluminum. 12. The semiconductor device of claim 9 , further comprising an etch stop layer on portions of the first interconnect layer, the etch stop layer comprising silicon nitrogen-containing oxycarbides (SiCON). 13. The semiconductor device of claim 9 , in which the doped conductive layer comprises a copper aluminum alloy. 14. The semiconductor device of claim 9 , in which the first interconnect layer comprises copper. 15. The semiconductor device of claim 9 , in which the doped conductive layer also extends between the sidewalls of the via. 16. The semiconductor device of claim 9 incorporated into at least one of a music player, a video player, an entertainment unit, a navigation device, a communications device, a personal digital assistant (PDA), a fixed location data unit, and a computer.

Assignees

Inventors

Classifications

  • by thermal treatment thereof · CPC title

  • Barrier, adhesion or liner layers · CPC title

  • in via holes or trenches · CPC title

  • by selectively depositing, e.g. by using selective CVD or plating · CPC title

  • by diffusing alloying elements · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9343357B2 cover?
A semiconductor device includes a die having a via coupling a first interconnect layer to a trench. The semiconductor device also includes a barrier layer on sidewalls and adjacent surfaces of the trench, and on sidewalls of the via. The semiconductor device has a doped conductive layer on a surface of the first interconnect layer. The doped conductive layer extends between the sidewalls of the…
Who is the assignee on this patent?
Qualcomm Inc
What technology area does this patent fall under?
Primary CPC classification H10W20/033. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 17 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).