Multilayer ceramic capacitor

US9336945B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9336945-B2
Application numberUS-201414188044-A
CountryUS
Kind codeB2
Filing dateFeb 24, 2014
Priority dateOct 28, 2013
Publication dateMay 10, 2016
Grant dateMay 10, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

There is provided a multilayer ceramic capacitor including: a ceramic body having a plurality of dielectric layers stacked in a width direction; a plurality of first and second internal electrodes disposed in the ceramic body to be alternately exposed to the first and second end surfaces of the ceramic body, respectively, with the dielectric layers interposed therebetween; a plurality of first dummy electrodes; a plurality of second dummy electrodes; first and second external electrodes; first and second plating layers; and first and second terminal electrodes.

First claim

Opening claim text (preview).

What is claimed is: 1. A multilayer ceramic capacitor comprising: a ceramic body having a plurality of dielectric layers stacked in a width direction thereof and having first and second main surfaces opposing each other in a thickness direction thereof, first and second end surfaces opposing each other in a length direction thereof, and first and second side surfaces opposing each other in the width direction; a plurality of first and second internal electrodes disposed in the ceramic body to be alternately exposed to the first and second end surfaces of the ceramic body, respectively, with the dielectric layers interposed therebetween; a plurality of first dummy electrodes formed on the dielectric layers to be exposed through the first main surface and the first end surface of the ceramic body; a plurality of second dummy electrodes formed on the dielectric layers to be exposed through the first main surface and the second end surface of the ceramic body; first and second external electrodes formed on the first and second end surfaces of the ceramic body, respectively; first and second plating layers formed on the first and second external electrodes, respectively; and first and second terminal electrodes respectively formed on exposed portions of the first and second dummy electrodes, on the first main surface of the ceramic body to be connected to the first and second plating layers, respectively, wherein the first and second external electrodes include inner external electrode layers in a state of non-contact with the first and second dummy electrodes and outer external electrode layers in contact with the first and second dummy electrodes, respectively. 2. A multilayer ceramic capacitor comprising: a ceramic body having a plurality of dielectric layers stacked in a width direction thereof and having first and second main surfaces opposing each other in a thickness direction thereof, first and second end surfaces opposing each other in a length direction thereof, and first and second side surfaces opposing each other in the width direction; a plurality of first and second internal electrodes disposed in the ceramic body to be alternately exposed to the first and second end surfaces of the ceramic body, respectively, with the dielectric layers interposed therebetween; a plurality of first dummy electrodes formed on the dielectric layers to be exposed through the first main surface and the first end surface of the ceramic body; a plurality of second dummy electrodes formed on the dielectric layers to be exposed through the first main surface and the second end surface of the ceramic body; first and second base electrode layers formed on the first and second end surfaces of the ceramic body, respectively, to be connected to exposed portions of the first and second internal electrodes, respectively; first and second conductive resin layers covering the first and second base electrode layers formed on the first and second end surfaces of the ceramic body, respectively, and connected to exposed portions of the first and second dummy electrodes, respectively; first and second plating layers covering the first and second conductive resin layers, respectively; and first and second terminal electrodes respectively formed on the exposed portions of the first and second dummy electrodes on the first main surface of the ceramic body to be connected to the first and second plating layers, respectively. 3. The multilayer ceramic capacitor of claim 1 , wherein the first and second internal electrodes include first and second capacitance parts accommodated in the ceramic body and first and second lead parts respectively protruding from central portions of one ends of the first and second capacitance parts to be exposed through the first and second end surfaces of the ceramic body, respectively. 4. The multilayer ceramic capacitor of claim 1 , wherein the first dummy electrodes are further formed on the dielectric layers to be exposed through the second main surface and the first end surface of the ceramic body, and the second dummy electrodes are further formed on the dielectric layers to be exposed through the second main surface and the second end surface of the ceramic body. 5. The multilayer ceramic capacitor of claim 1 , wherein the first and second base electrode layers are extended from the first and second end surfaces of the ceramic body to portions of the first and second side surfaces thereof, respectively. 6. The multilayer ceramic capacitor of claim 1 , wherein the first and second base electrode layers are formed using a conductive paste containing copper and glass. 7. The multilayer ceramic capacitor of claim 1 , wherein the first and second conductive resin layers contain one of a thermosetting resin, a conductive filler, and a metal particle. 8. The multilayer ceramic capacitor of claim 1 , wherein the first and second plating layers are formed by sequentially stacking a nickel (Ni) plating layer and a tin (Sn) plating layer on the first and second end surfaces of the ceramic body, respectively. 9. The multilayer ceramic capacitor of claim 1 , wherein the first and second terminal electrodes are formed by growing plating films on the exposed portions of the first and second dummy electrodes, respectively. 10. A multilayer ceramic capacitor comprising: a ceramic body having a plurality of dielectric layers stacked in a width direction thereof and having first and second main surfaces opposing each other in a thickness direction thereof, first and second end surfaces opposing each other in a length direction thereof, and first and second side surfaces opposing each other in the width direction; a plurality of first and second internal electrodes disposed in the ceramic body to be alternately exposed to the first and second end surfaces of the ceramic body, respectively, with the dielectric layers interposed therebetween; a plurality of first dummy electrodes formed on the dielectric layers to be exposed through the first main surface of the ceramic body; a plurality of second dummy electrodes formed on the dielectric layers to be exposed through the first main surface of the ceramic body and be spaced apart from the first dummy electrodes in the length direction; first and second base electrode layers formed on the first and second end surfaces of the ceramic body, respectively, to be connected to exposed portions of the first and second internal electrodes, respectively; first and second conductive resin layers covering the first and second base electrode layers formed on the first and second end surfaces of the ceramic body, respectively, and connected to exposed portions of the first and second dummy electrodes, respectively; first and second plating layers covering the first and second conductive resin layers, respectively; and first and second terminal electrodes respectively formed on the exposed portions of the first and second dummy electrodes, on the first main surface of the ceramic body to be connected to the first and second plating layers, respectively. 11. The multilayer ceramic capacitor of claim 10 , wherein the first and second internal electrodes include first and second capacitance parts accommodated in the ceramic body and first and second lead parts respectively protruding from central portions of one ends of the first and second capacitance parts to be exposed through the first and second end surfaces of the ceramic body, respectively. 12. The multilayer ceramic capacitor of claim 10 , wherein the first and second base electrode layers are formed to cover the entirety of the first and second end surfaces of the ceramic body, respectivel

Assignees

Inventors

Classifications

  • for surface mounting, e.g. chip capacitors · CPC title

  • having edge contacts, e.g. leadless chip capacitors, chip carriers · CPC title

  • H01G4/012Primary

    Form of non-self-supporting electrodes · CPC title

  • Non-printed capacitor · CPC title

  • H01G4/30Primary

    Stacked capacitors (H01G4/33 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9336945B2 cover?
There is provided a multilayer ceramic capacitor including: a ceramic body having a plurality of dielectric layers stacked in a width direction; a plurality of first and second internal electrodes disposed in the ceramic body to be alternately exposed to the first and second end surfaces of the ceramic body, respectively, with the dielectric layers interposed therebetween; a plurality of first …
Who is the assignee on this patent?
Samsung Electro Mech
What technology area does this patent fall under?
Primary CPC classification H01G4/012. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 10 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).