Tracing using configurable reflection chaining
US-2024411664-A1 · Dec 12, 2024 · US
US9336115B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-9336115-B1 |
| Application number | US-201414187510-A |
| Country | US |
| Kind code | B1 |
| Filing date | Feb 24, 2014 |
| Priority date | Feb 24, 2014 |
| Publication date | May 10, 2016 |
| Grant date | May 10, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A device may receive an indication to perform a performance evaluation on program code. The device may partition the program code into multiple program code portions based on receiving the indication to perform the performance evaluation. The device may execute a first program code portion of the multiple program code portions. The device may determine that the first program code portion has finished executing, and may determine a performance characteristic associated with execution of the first program code portion based on determining that the first program code portion has finished executing. The device may execute a second program code portion, of the multiple program code portions, and may provide information that identifies the performance characteristic while the second program code portion is being executed.
Opening claim text (preview).
What is claimed is: 1. A device, comprising: one or more hardware processors to: receive an indication to perform a performance evaluation of program code that is being provided via a user interface of a computer programming environment; partition the program code into a plurality of program code portions based on receiving the indication to perform the performance evaluation; execute a first program code portion of the plurality of program code portions; determine that the first program code portion has finished executing; determine a performance characteristic associated with execution of the first program code portion based on determining that the first program code portion has finished executing; execute a second program code portion of the plurality of program code portions; provide, via the user interface, information that identifies the performance characteristic, the information that identifies the performance characteristic being provided while the second program code portion is being executed; and provide, via the user interface, an indication of a correspondence between the first program code portion, provided via the user interface, and the information that identifies the performance characteristic. 2. The device of claim 1 , where the one or more processors, when executing the first program code portion, are further to: provide an indication that the first program code portion is being executed; where the one or more processors, when executing the second program code portion, are further to: provide an indication that the first program code portion has finished executing based on determining that the first program code portion has finished executing; and provide an indication that the second program code portion is being executed. 3. The device of claim 2 , where the program code is associated with a first programming language; and where the one or more processors are further to: receive information that identifies a second programming language, the second programming language being different from the first programming language; generate target code based on the program code and the second programming language; partition the target code into a plurality of target code portions; execute a target code portion of the plurality of target code portions; and provide, while providing the indication that the first program code portion is being executed or while providing the indication that the second program code portion is being executed, an indication that the target code portion is being executed. 4. The device of claim 1 , where the one or more processors are further to: receive information that identifies an execution speed at which the plurality of program code portions are to be executed; and where the one or more processors, when executing the first program code portion and the second program code portion, are further to: execute the first program code portion and the second program code portion based on the execution speed. 5. The device of claim 1 , where the one or more processors are further to: receive information that identifies a programming language; generate target code based on the program code and the programming language; partition the target code into a plurality of target code portions; execute a target code portion of the plurality of target code portions; determine another performance characteristic associated with execution of the target code portion; provide information that identifies the other performance characteristic; and provide an indication of a correspondence between the performance characteristic and the other performance characteristic. 6. The device of claim 1 , where the performance characteristic includes at least one of: amount of time that the first program code portion took to execute, or an amount of resources consumed by execution of the first program code portion; and where the one or more processors, when providing the information that identifies the performance characteristic, are to provide the at least one of: the amount of time that the first program code portion took to execute, or the amount of resources consumed by execution of the first program code portion. 7. The device of claim 1 , where the one or more processors, when partitioning the program code into the plurality of program code portions, are to partition the program code into at least one of: a plurality of lines of the program code, the first program code portion being a first line of the program code, and the second program code portion being a second line of the program code; a plurality of blocks of the program code, the first program code portion being a first block of the program code, and the second program code portion being a second block of the program code; or a plurality of functions included in the program code, and the first program code portion being a first function, the second program code portion being a second function. 8. A non-transitory computer-readable medium storing instructions, the instructions comprising: one or more instructions that, when executed by one or more processors, cause the one or more processors to: obtain program code; provide the program code for display via a user interface; partition the program code into a plurality of program code portions; execute a first program code portion of the plurality of program code portions; provide, during execution of the first program code portion and via the user interface, a first indication that the first program code portion is being executed, the first indication being provided via the user interface in a manner that indicates a correspondence between the first indication and the first program code portion; determine that the first program code portion has finished executing; remove, from the user interface, the first indication that the first program code portion is being executed based on determining that the first program code portion has finished executing; execute a second program code portion, of the plurality of program code portions, based on determining that the first program code portion has finished executing; and provide, during execution of the second program code portion and via the user interface, a second indication that the second program code portion is being executed, the second indication being provided via the user interface in a manner that indicates a correspondence between the second indication and the second program code portion. 9. The non-transitory computer-readable medium of claim 8 , where the one or more instructions further cause the one or more processors to: determine a performance characteristic associated with the execution of the first program code portion based on determining that the first program code portion has finished executing; and provide, via the user interface and before the second program code portion finishes executing, information that identifies the performance characteristic. 10. The non-transitory computer-readable medium of claim 9 , where the performance characteristic is a first performance characteristic; and where the one or more instructions further cause the one or more processors to: determine that the second program code portion has finished executing; determine a second performance characteristic associated with the execution of the second program code portion based on determining that the second program code portion has finished executing; and provide, via the user interface and while the information that identifies the first performance characteristic is being provided via the user interface, information that identifies the second performance
for performance assessment · CPC title
Performance evaluation by tracing or monitoring · CPC title
by assessing time · CPC title
Threshold · CPC title
Monitoring of software · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.