Unit testing and analysis of multiple UUTs

US9332450B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9332450-B2
Application numberUS-201514630923-A
CountryUS
Kind codeB2
Filing dateFeb 25, 2015
Priority dateAug 6, 2012
Publication dateMay 3, 2016
Grant dateMay 3, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Method and system for a test process. The method may include performing tests on one or more units under test (UUTs). At least one test on one or more UUTs may be performed. A signal may be acquired from the UUT. A reference signal may be retrieved. The reference signal may be derived from a transmitted signal characteristic of the UUT. The signal may be analyzed with respect to the reference signal. Results, useable to characterize the one or more UUTs, from performing the at least one test on the one or more UUTs may be stored. The reference signal may be derived from an initial test and may be stored for subsequent retrieval. A respective reference signal may be retrieved for all UUTs of the one or more UUTs for a respective test. The signal may be a radio frequency signal. The UUT may be a wireless mobile device.

First claim

Opening claim text (preview).

We claim: 1. A non-transitory computer accessible memory medium that stores program instructions for testing units under test (UUTs), wherein the program instructions are executable to implement: performing at least one test on each UUT of a plurality of UUTs, comprising: for each respective UUT of the plurality of UUTs: acquiring a respective signal from the respective UUT; retrieving a reference signal, wherein the reference signal is derived from a transmitted signal that is characteristic of the respective UUT; and analyzing the respective signal with respect to the reference signal; wherein synchronization of acquiring the respective signal to the reference signal is based on a latency of an initial test, wherein the latency is determined by elapsed time between initiating an initial stimulus signal and receiving an initial response; and storing results of said performing the at least one test on each UUT of the plurality of UUTs, wherein the results are useable to characterize each UUT of the plurality of UUTs. 2. The non-transitory computer accessible memory medium of claim 1 , wherein said acquiring is synchronized to the reference signal via a marker. 3. The non-transitory computer accessible memory medium of claim 2 , wherein the marker is a digital pulse and wherein said acquiring the signal is initiated by an edge of the digital pulse. 4. The non-transitory computer accessible memory medium of claim 1 , wherein said performing the at least one test further comprises: generating a stimulus signal, wherein the stimulus signal stimulates the respective UUT, wherein the respective signal from the respective UUT comprises a response signal, and wherein the response signal is in response to the stimulus signal. 5. The non-transitory computer accessible memory medium of claim 1 , wherein a leading edge of a digital pulse is synchronized to initiation of a stimulus signal. 6. The non-transitory computer accessible memory medium of claim 1 , wherein a leading edge of a digital pulse, useable for synchronization of the respective signal to the reference signal, is delayed for a time period from initiation of a stimulus signal, and wherein the time period is the latency. 7. The non-transitory computer accessible memory medium of claim 1 , wherein said acquiring a response signal is initiated by a trailing edge of a digital pulse usable for synchronization of the respective signal to the reference signal, wherein a pulse width of the digital pulse is a time period from initiation of a stimulus signal, and wherein the time period is the latency. 8. The non-transitory computer accessible memory medium of claim 1 , wherein said acquiring is synchronized to the reference signal via a marker, wherein the marker comprises one of the following: a digital pulse; a software trigger, a power edge trigger; or a correlation method. 9. The non-transitory computer accessible memory medium of claim 1 , wherein the reference signal is one of a plurality of reference signals, wherein said retrieving comprises: determining one or more characteristics of the test, the signal, or the UUT; and selecting the reference signal based on said determining. 10. The non-transitory computer accessible memory medium of claim 1 , wherein said performing at least one test on the one or more UUTs comprises performing at least one radio frequency (RF) test on at least one mobile wireless device. 11. A system for a test process, the system comprising: a processor; and a memory, coupled to the processor, wherein the memory stores program instructions executable by the processor to implement: performing at least one test on each UUT of a plurality of UUTs, comprising: for each respective UUT of the plurality of UUTs: acquiring a respective signal from the respective UUT; retrieving a reference signal, wherein the reference signal is derived from a transmitted signal that is characteristic of the respective UUT; and analyzing the respective signal with respect to the reference signal; wherein synchronization of acquiring the respective signal to the reference signal is based on a latency of an initial test, wherein the latency is determined by elapsed time between initiating an initial stimulus signal and receiving an initial response; and storing results of said performing the at least one test on each UUT of the plurality of UUTs, wherein the results are useable to characterize each UUT of the plurality of UUTs. 12. The system of claim 11 , wherein said acquiring is synchronized to the reference signal via a marker. 13. The system of claim 11 , wherein the marker is a digital pulse and wherein said acquiring the signal is initiated by an edge of the digital pulse. 14. The system of claim 11 , wherein said performing the at least one test further comprises: generating a stimulus signal, wherein the stimulus signal stimulates the respective UUT, wherein the respective signal from the respective UUT comprises a response signal, and wherein the response signal is in response to the stimulus signal. 15. The system of claim 11 , wherein a leading edge of a digital pulse is synchronized to initiation of a stimulus signal. 16. The system of claim 11 , wherein a leading edge of a digital pulse, useable for synchronization of the respective signal to the reference signal, is delayed for a time period from initiation of a stimulus signal, and wherein the time period is the latency. 17. The system of claim 11 , wherein said acquiring a response signal is initiated by a trailing edge of a digital pulse usable for synchronization of the respective signal to the reference signal, wherein a pulse width of the digital pulse is a time period from initiation of a stimulus signal, and wherein the time period is the latency. 18. The system of claim 11 , wherein said acquiring is synchronized to the reference signal via a marker, wherein the marker comprises one of the following: a digital pulse; a software trigger, a power edge trigger; or a correlation method. 19. A computer-implemented method for performing testing on units under test (UUTs), comprising: performing at least one test on each UUT of a plurality of UUTs, comprising: for each respective UUT of the plurality of UUTs: acquiring a respective signal from the respective UUT; retrieving a reference signal, wherein the reference signal is derived from a transmitted signal that is characteristic of the respective UUT; wherein synchronization of acquiring the respective signal to the reference signal is based on a latency of an initial test, wherein the latency is determined by elapsed time between initiating an initial stimulus signal and receiving an initial response; and analyzing the respective signal with respect to the reference signal; and storing results of said performing the at least one test on each UUT of the plurality of UUTs, wherein the results are useable to characterize each UUT of the plurality of UUTs. 20. The computer implemented method of claim 19 , wherein a leading edge of a digital pulse is synchronized to initiation of a stimulus signal. 21. The computer implemented method of claim 19 , wherein a leading edge of a digital pulse, useable for synchronization of the respective signal to the reference signal, is delayed for a time period from initiation of a stimulus signal, and wherein the time period is the latency. 22. The computer implemented method of claim 19 , wherein said acquiring a response

Assignees

Inventors

Classifications

  • G06F11/26Primary

    Functional testing · CPC title

  • H04W24/08Primary

    Testing, {supervising or monitoring} using real traffic · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9332450B2 cover?
Method and system for a test process. The method may include performing tests on one or more units under test (UUTs). At least one test on one or more UUTs may be performed. A signal may be acquired from the UUT. A reference signal may be retrieved. The reference signal may be derived from a transmitted signal characteristic of the UUT. The signal may be analyzed with respect to the reference s…
Who is the assignee on this patent?
Nat Instr Corp
What technology area does this patent fall under?
Primary CPC classification G06F11/26. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 03 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).