Ramp signal generator with noise canceling function

US9331683B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9331683-B2
Application numberUS-201414460839-A
CountryUS
Kind codeB2
Filing dateAug 15, 2014
Priority dateMar 17, 2014
Publication dateMay 3, 2016
Grant dateMay 3, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A ramp signal generator includes a reset control block suitable for generating a switch control signal according to a reset control signal from a control unit; a ramp signal generation block suitable for generating differential ramp signals, which include a power noise or a ground noise as well as a ramp noise; and a common noise canceling unit suitable for being initialized according to the switch control signal, and suitable for canceling common noise through a differential operation between the differential ramp signals.

First claim

Opening claim text (preview).

What is claimed is: 1. A ramp signal generator comprising: a reset control block suitable for generating a switch control signal according to a reset control signal from a control unit; a ramp signal generation block suitable for generating differential ramp signals, which include a power noise or a ground noise as well as a ramp noise; and a common noise canceling unit suitable for being initialized according to the switch control signal, and suitable for canceling common noise through a differential operation between the differential ramp signals and outputting a ramp signal single-endedly. 2. The ramp signal generator of claim 1 , wherein the common noise cancelling unit comprises a reset switch and an initialization switch, and wherein the switch control signal controls turn-on and turn-off of the reset switch and the initialization switch. 3. The ramp signal generator of claim 1 , wherein the common noise canceling unit comprises a differential amplifier having first and second input nodes, and wherein the ramp signal generation block generates and outputs the differential ramp signals to the first and second input nodes. 4. The ramp signal generator of claim 1 , wherein the common noise canceling unit cancels the common noise including the power noise or the ground noise as well as the ramp noise. 5. The ramp signal generator of claim 1 , wherein the common noise canceling unit is a voltage buffer. 6. The ramp signal generator of claim 1 , wherein the common noise canceling unit comprises: a switching block suitable for initializing a differential amplifier to a level of a common mode voltage provided from a variable common mode voltage generation unit according to the switch control signal; a feedback capacitor block having a feedback capacitor value; a sampling capacitor block suitable for sampling the differential ramp signals; and the differential amplifier suitable for performing a differential operation between the differential ramp signals sampled through the sampling capacitor block, canceling the power noise or the ground noise as well as the ramp noise, and outputting the ramp signal single-endedly. 7. The ramp signal generator of claim 6 , wherein the differential ramp signals are inputted to the first and second input nodes of the differential amplifier, and wherein the common mode voltage is inputted to the second input node of the differential amplifier. 8. A ramp signal generator comprising: a reset control block suitable for generating a switch control signal according to a reset control signal from a control unit; a ramp signal generation block suitable for generating differential ramp signals, which include a power noise or a ground noise as well as a ramp noise; a gain control block suitable for generating a capacitor control signal according to a gain control signal from the control unit; and a common noise canceling unit suitable for being initialized according to the switch control signal, and suitable for differentially amplifying the differential ramp signals according to the capacitor control signal, controlling a voltage gain, and canceling common noise and outputting a ramp signal single-endedly. 9. The ramp signal generator of claim 8 , wherein the common noise cancelling unit comprises a reset switch and an initialization switch, and wherein the switch control signal controls turn-on and turn-off of the reset switch and the initialization switch. 10. The ramp signal generator of claim 8 , wherein the common noise canceling unit comprises a differential amplifier having first and second input nodes, and wherein the ramp signal generation block generates and outputs the differential ramp signals to the first and second input nodes. 11. The ramp signal generator of claim 8 , wherein the common noise cancelling unit comprises first and second feedback capacitors, and first and second sampling capacitors, wherein the first and second feedback capacitors have a feedback capacitor value, and the first and second sampling capacitors have a sampling capacitor value, and wherein the gain control block generates a capacitor control signal for selectively controlling the feedback capacitor value or the sampling capacitor value according to the gain control signal, and selectively outputs the capacitor control signal to the first and second feedback capacitors or the first and second sampling capacitors. 12. The ramp signal generator of claim 8 , wherein the common noise canceling unit differentially amplifies the differential ramp signals at a ratio of a capacitor value controlled according to the capacitor control signal, controls a voltage gain, cancels the common noise including the power noise or the ground noise as well as the ramp noise, and outputs the ramp signal single-endedly. 13. The ramp signal generator of claim 8 , wherein the common noise canceling unit is a programmable gain amplifier (PGA). 14. The ramp signal generator of claim 8 , wherein the common noise canceling unit comprises: a switching block suitable for initializing a differential amplifier to a level of a common mode voltage provided from a variable common mode voltage generation unit according to the switch control signal; a feedback capacitor block having a feedback capacitor value controlled according to the capacitor control signal; a sampling capacitor block suitable for sampling the differential ramp signals; and the differential amplifier suitable for differentially amplifying the differential ramp signals sampled through the sampling capacitor block according to a ratio of a value of the sampling capacitor block and a value of the feedback capacitor block, controlling a voltage gain, canceling the power noise or the ground noise as well as the ramp noise, and outputting the ramp signal single-endedly. 15. The ramp signal generator of claim 14 , wherein the differential ramp signals are inputted to first and second input nodes of the differential amplifier, and wherein the common mode voltage is inputted to the second input node of the differential amplifier. 16. A ramp signal generator comprising: a reset control block suitable for generating a switch control signal according to a reset control signal from a control unit; a ramp signal generation block suitable for generating a ramp signal, which includes a power noise or a ground noise; and a common noise canceling unit suitable for being initialized according to the switch control signal, and suitable for canceling noise through a differential operation between the ramp signal and the power noise or the ground noise and outputting a ramp signal single-endedly. 17. The ramp signal generator of claim 16 , wherein the common noise canceling unit comprises a differential amplifier having first and second input nodes, and wherein the ramp signal generation block generates and outputs the differential ramp signal to the second input node. 18. The ramp signal generator of claim 16 , wherein the noise canceling unit is a voltage buffer. 19. The ramp signal generator of claim 16 , wherein the common noise canceling unit comprises a differential amplifier having first and second input nodes, wherein the ramp signal generation block generates and outputs the differential ramp signal to the second input node, and wherein a power supply or a ground voltage is coupled to the first input node. 20. The ramp signal generator of claim 1 , wherein the ramp signal generation block is a current steering digital-analog

Assignees

Inventors

Classifications

  • Readout circuits for addressed sensors, e.g. output amplifiers or A/D converters · CPC title

  • H04N25/60Primary

    Noise processing, e.g. detecting, correcting, reducing or removing noise · CPC title

  • having sawtooth shape · CPC title

  • H03K5/1252Primary

    Suppression or limitation of noise or interference (specially adapted for transmission systems H04B15/00, H04L25/08) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9331683B2 cover?
A ramp signal generator includes a reset control block suitable for generating a switch control signal according to a reset control signal from a control unit; a ramp signal generation block suitable for generating differential ramp signals, which include a power noise or a ground noise as well as a ramp noise; and a common noise canceling unit suitable for being initialized according to the sw…
Who is the assignee on this patent?
Sk Hynix Inc
What technology area does this patent fall under?
Primary CPC classification H04N25/60. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 03 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).