Dynamic track misregistration dependent error scans

US9330701B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-9330701-B1
Application numberUS-201414571270-A
CountryUS
Kind codeB1
Filing dateDec 15, 2014
Priority dateDec 15, 2014
Publication dateMay 3, 2016
Grant dateMay 3, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Systems and methods are disclosed for using track misregistration values, representing an amount of off-track deviation of a write element, to dynamically increment error scan counters for proximate storage areas. In certain embodiments, an apparatus may comprise a processor configured to perform a write operation to record data to a target track of a data storage medium using a write element, determine an amount of deviation of the write element from a center line of the target track, and increment an error scan counter for an area of the data storage medium proximate to the target track based on the amount of deviation.

First claim

Opening claim text (preview).

What is claimed is: 1. An apparatus comprising: a processor configured to: perform a write operation to record data to a target track of a data storage medium using a write element; determine an amount of deviation of the write element from a center line of the target track; and increment an error scan counter for an area of the data storage medium proximate to the target track based on the amount of deviation. 2. The apparatus of claim 1 comprising the processor further configured to: determine a nominal increment value associated with the write element; and increment the error scan counter based on the nominal increment value modified based on the amount of deviation. 3. The apparatus of claim 2 comprising the processor further configured to: modify the nominal increment value by a first amount if the amount of deviation indicates the write element deviated from the center line in a direction away from the area of the data storage medium proximate to the target track; and modify the nominal increment value by a second amount greater than the first amount if the amount of deviation indicates the write element deviated from the center line in a direction towards the area of the data storage medium proximate to the target track. 4. The apparatus of claim 2 comprising the processor further configured to: retrieve the nominal increment value from a table, the nominal increment value set based on testing performed on the write element. 5. The apparatus of claim 1 comprising the processor further configured to: determine a first value for an increment modifier if the amount of deviation does not exceed a first deviation threshold; determine a second value for the increment modifier if the amount of deviation exceeds the first deviation threshold; determine a third value for the increment modifier if the amount of deviation exceeds a second deviation threshold; and increment the error scan counter based on the increment modifier. 6. The apparatus of claim 1 comprising the processor further configured to: determine whether the error scan counter for the area exceeds an error scan threshold; and perform an error scan on the area when the error scan counter exceeds the error scan threshold. 7. The apparatus of claim 6 comprising the processor further configured to: determine whether a number of errors detected in the error scan exceeds an error threshold; and refresh data of the area when the number of errors exceeds the error threshold. 8. The apparatus of claim 1 further comprising the area includes a data track near the target track and influenced by the write operation to the target track. 9. The apparatus of claim 8 comprising the processor further configured to: determine the amount of deviation for multiple sections of the target track; and increment the error scan counter for the data track near the target track based on a section from the multiple sections with a highest deviation. 10. The apparatus of claim 1 comprising the processor further configured to: determine the amount of deviation based on a position error signal obtained from the target track. 11. A method comprising: maintain error scan counters for areas of a data storage medium to determine when to perform an error scan on the areas; performing a write operation to record data to a target track of a data storage medium using a write element; determining an amount of deviation of the write element from a center line of the target track; and incrementing an error scan counter for an area of the data storage medium proximate to the target track based on the amount of deviation. 12. The method of claim 11 further comprising: determining a nominal increment value associated with the write element; and incrementing the error scan counter based on the nominal increment value modified based on the amount of deviation. 13. The method of claim 12 further comprising: modifying the nominal increment value by a first amount if the amount of deviation indicates the write element deviated from the center line in a direction away from the area of the data storage medium proximate to the target track; and modifying the nominal increment value by a second amount greater than the first amount if the amount of deviation indicates the write element deviated from the center line in a direction towards the area of the data storage medium proximate to the target track. 14. The method of claim 11 further comprising: determining a first value for an increment modifier if the amount of deviation does not exceed a first deviation threshold; determining a second value for the increment modifier if the amount of deviation exceeds the first deviation threshold; determining a third value for the increment modifier if the amount of deviation exceeds a second deviation threshold; and incrementing the error scan counter based on the increment modifier. 15. The method of claim 11 further comprising: performing an error scan on the area when the error scan counter exceeds an error scan threshold; and refreshing data of the area when a number of errors detected in the error scan exceeds a specified error threshold. 16. A memory device storing instructions that, when executed, cause a processor to perform a method comprising: performing a write operation to record data to a target track of a data storage medium using a write element; determining an amount of deviation of the write element from a center line of the target track; and incrementing an error scan counter for an area of the data storage medium proximate to the target track based on the amount of deviation. 17. The memory device of claim 16 , the method further comprising: incrementing the error scan counter based on a nominal increment value associated with the write element modified based on the amount of deviation; modifying a nominal increment value by a first amount if the amount of deviation indicates the write element deviated from the center line in a direction away from the area of the data storage medium proximate to the target track; and modifying the nominal increment value by a second amount greater than the first amount if the amount of deviation indicates the write element deviated from the center line in a direction towards the area of the data storage medium proximate to the target track. 18. The memory device of claim 16 , the method further comprising: determining a first value for an increment modifier if the amount of deviation does not exceed a first deviation threshold; determining a second value for the increment modifier if the amount of deviation exceeds the first deviation threshold; determining a third value for the increment modifier if the amount of deviation exceeds a second deviation threshold; and incrementing the error scan counter based on the increment modifier. 19. The memory device of claim 16 , the method further comprising: the area includes a data track near the target track and influenced by the write operation to the target track; determining the amount of deviation per section less than all of the target track; and incrementing the error scan counter for the data track near the target track based on a section of the target track with the highest deviation. 20. The memory device of claim 16 , the method further comprising: determining a proximity of the write element to the area of the data storage medium based on the amount of deviation; and incrementing the error scan counter by an increas

Assignees

Inventors

Classifications

  • Error detection or correction; Testing {, e.g. of drop-outs} · CPC title

  • Aligning for runout, eccentricity or offset compensation (G11B5/5534, G11B5/59677, G11B5/59688 take precedence) · CPC title

  • Testing · CPC title

  • Recording on, or reproducing or erasing from, magnetic disks (G11B17/00, G11B19/00 take precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9330701B1 cover?
Systems and methods are disclosed for using track misregistration values, representing an amount of off-track deviation of a write element, to dynamically increment error scan counters for proximate storage areas. In certain embodiments, an apparatus may comprise a processor configured to perform a write operation to record data to a target track of a data storage medium using a write element, …
Who is the assignee on this patent?
Seagate Technology Llc
What technology area does this patent fall under?
Primary CPC classification G11B5/59627. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 03 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).