Display device that switches light emission states multiple times during one field period

US9330602B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9330602-B2
Application numberUS-201514627065-A
CountryUS
Kind codeB2
Filing dateFeb 20, 2015
Priority dateJul 14, 2008
Publication dateMay 3, 2016
Grant dateMay 3, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A scan driving circuit includes a shift register unit and a logic circuit unit. The start of a start pulse of an output signal ST p+1 of a p+1′th shift register is situated between the start and end of a start pulse of the output signal ST p of a p′th shift register, and one each of a first enable signal through a Q′th enable signal exist in sequence between the start of the start pulse of the output signal ST p and the start of the start pulse of the output signal ST p+1 . The operations of a (p′, q)′th NAND circuit are restricted based on period identifying signals, such that the NAND circuit generates scanning signals based only on a portion of the output signal ST p corresponding to the first start pulse, the signal obtained by inverting the output signal ST p+1 , and the q′th enable signal EN q .

First claim

Opening claim text (preview).

What is claimed is: 1. A display apparatus comprising: a plurality of pixel circuits respectively including a light emitting device, a first transistor, a second transistor, a first switch circuit, a second switch circuit, a third switch circuit, a fourth switch circuit, and a capacitor, wherein the first transistor is connected between a signal line and one drain/source of the second transistor, wherein the first switch circuit is connected between the other drain/source of the second transistor and a gate of the second transistor, wherein the second switch circuit is connected between a first voltage line and the gate of the second transistor, wherein the third switch circuit is connected between a second voltage line and the one drain/source of the second transistor, wherein the fourth switch circuit is connected between the other drain/source of the second transistor and the light emitting device, wherein the light emitting device has an anode electrode, a light emitting layer, and a cathode electrode, wherein the light emitting device is provided on a first insulation layer covering the plurality of pixel circuits, wherein the cathode electrode is provided on a second insulation layer which is arranged on the first insulation layer, wherein the cathode electrode is connected to a third voltage line, wherein the second switch circuit is configured to propagate a first voltage from the first voltage line to the gate of the second transistor according to a first scan signal, wherein the first transistor is configured to propagate a data voltage from the signal line to the one drain/source of the second transistor according to a second scan signal, wherein the third switch circuit is configured to propagate a second voltage from the second voltage line to the one drain/source of the second transistor according to a third scan signal, wherein the second scan signal is supplied from a first side of the plurality of pixel circuits, and wherein the third scan signal is supplied from the first side of the plurality of pixel circuits. 2. The display apparatus according to claim 1 , wherein the second switch circuit is configured to propagate the first voltage from the first voltage line to the gate of the second transistor during a first period. 3. The display apparatus according to claim 2 , wherein the first transistor is configured to propagate a data voltage from the signal line to the one drain/source of the second transistor. 4. The display apparatus according to claim 1 , wherein the second switch circuit is configured to propagate the first voltage from the first voltage line to the gate of the second transistor during a first period, wherein the first transistor is configured to propagate a data voltage from the signal line to the one drain/source of the second transistor during a second period after the first period, and wherein the third switch circuit is configured to propagate the second voltage from the second voltage line to the one drain/source of the second transistor during a third period after the second period. 5. The display apparatus according to claim 1 , wherein the light emitting device is configured to emit light at least two times in one field period. 6. The display apparatus according to claim 1 , wherein the light emitting device is configured to emit light at least four times in one field period. 7. The display apparatus according to claim 1 , further comprising a driving circuit comprising a shift register unit and a logic circuit unit. 8. The display apparatus according to claim 7 , wherein the driving circuit is configured to supply the first scan signal, the second scan signal, and the third scan signal. 9. The display apparatus according to claim 1 , wherein the first scan signal is supplied from the first side of the plurality of pixel circuits.

Assignees

Inventors

Classifications

  • G09G3/30Primary

    using electroluminescent panels · CPC title

  • Details of a shift registers arranged for use in a driving circuit · CPC title

  • with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes · CPC title

  • semiconductive, e.g. using light-emitting diodes [LED] · CPC title

  • Details of drivers for scan electrodes · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9330602B2 cover?
A scan driving circuit includes a shift register unit and a logic circuit unit. The start of a start pulse of an output signal ST p+1 of a p+1′th shift register is situated between the start and end of a start pulse of the output signal ST p of a p′th shift register, and one each of a first enable signal through a Q′th enable signal exist in sequence between the start of the start pulse of th…
Who is the assignee on this patent?
Sony Corp
What technology area does this patent fall under?
Primary CPC classification G09G3/30. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 03 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).