Method and apparatus to use DRAM as a cache for slow byte-addressible memory for efficient cloud applications
US-12174739-B2 · Dec 24, 2024 · US
US9329999B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9329999-B2 |
| Application number | US-201414445826-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 29, 2014 |
| Priority date | Oct 7, 2011 |
| Publication date | May 3, 2016 |
| Grant date | May 3, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
In an exemplary storage system, a processor assigns an unused process to a read request designating an area of a logical volume. The processor determines whether the data designated by the read request is in a cache memory, based on a first identifier for identifying the area designated by the read request. When the designated data is not in the cache memory and a part of physical volumes providing the logical volume is a first kind of physical volume, the processor stores the first identifier associated with an identifier for identifying an area allocated in the cache memory. When the designated data is not in the cache memory and a part of the physical volumes is a second kind of physical volume, the processor stores a second identifier for identifying the process assigned to the read request associated with an identifier for identifying an area allocated in the cache memory.
Opening claim text (preview).
What is claimed is: 1. A storage system comprising: a plurality of storage devices for storing data, a processor configured to control a process of read request from a host computer, a cache memory including a plurality of job buffers for temporarily storing data which is related to the process of read request, and a memory configured to store cache control information including a plurality of job numbers which are used for managing a process status of the read request, one of the plurality of job numbers being associated with one of the plurality of job buffers, wherein the processor is configured to: in response to receiving the read request from the host computer, assign an unused job number of the plurality of job numbers to the read request; and when data indicated by the read request is not stored in the cache memory and stored in one of the plurality of storage devices, read the data from the one of the plurality of storage devices, store the data into one of the plurality of job buffers which is associated with the unused job number and transfer the data to the host computer. 2. The storage system according to claim 1 , wherein each of the plurality of storage devices includes a plurality of flash memory chips and a memory controller configured to control the plurality of flash memory chips.
for performance assessment · CPC title
Monitoring involving counting · CPC title
with multilevel cache hierarchies · CPC title
Asynchronous techniques · CPC title
Monitoring specific for caches · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.