Error detection in stored data values
US-2015363267-A1 · Dec 17, 2015 · US
Resilient register file circuit for dynamic variation tolerance and method of operating the same
US9329918B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9329918-B2 |
| Application number | US-201113976859-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 28, 2011 |
| Priority date | Dec 28, 2011 |
| Publication date | May 3, 2016 |
| Grant date | May 3, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
The disclosed system and method detect and correct register file read path errors that may occur as a result of reducing or eliminating supply voltage guardbands and/or frequency guardbands for a CPU, thereby increasing overall energy efficiency of the system.
First claim
Opening claim text (preview).
The invention claimed is: 1. A register file circuit, comprising: a local bitline stage including a plurality of bitcells, each of the plurality of bitcells having at least one bitline configured to provide a voltage level; and a global bitline stage communicatively coupled to the local bitline stage, the global bitline stage, including: a sampling error detection circuit coupled to the plurality of bitcells and configured to detect a signal that is representative of the volta…
Assignees
Inventors
Classifications
- G06F11/1008Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
- G06F11/0751Primary
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9329918B2 cover?
- The disclosed system and method detect and correct register file read path errors that may occur as a result of reducing or eliminating supply voltage guardbands and/or frequency guardbands for a CPU, thereby increasing overall energy efficiency of the system.
- Who is the assignee on this patent?
- Kulkarni Jaydeep P, Bowman Keith A, Tschanz James W, and 2 more
- What technology area does this patent fall under?
- Primary CPC classification G06F11/1008. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue May 03 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).