Configurable differential to single ended IO

US9325534B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9325534-B2
Application numberUS-56876509-A
CountryUS
Kind codeB2
Filing dateSep 29, 2009
Priority dateSep 29, 2009
Publication dateApr 26, 2016
Grant dateApr 26, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An electronic system having a power efficient differential signal between a first and second electronic unit. A controller uses information, such as compliance with data transmission rate requirement and bit error rate (BER) versus a BER threshold to control power modes such that a minimal amount of power is required. Amplitude of transmission and single ended or differential transmission of data are examples of the power modes. The controller also factors in a failing phase in a differential signal in selecting a minimal power mode that satisfies the transmission rate requirement of the BER threshold.

First claim

Opening claim text (preview).

What is claimed is: 1. An electronic system comprising: a first electronic unit and a second electronic unit, the first electronic unit and the second electronic unit coupled by a resistively terminated_differential signal, the resistively terminated differential signal further comprising a true phase and a complement phase; and a controller configured to reduce power dissipated during transmission of data from the first electronic unit to the second electronic unit on the differential signal by configuring a driver and a receiver of the resistively terminated_differential signal to select between a lower power mode and a higher power mode based on information about the transmission of data. 2. The electronic system of claim 1 , wherein the information is measured bit error rate (BER) relative to a BER threshold. 3. The electronic system of claim 1 wherein the BER threshold is programmable. 4. The electronic system of claim 1 , wherein the information is physical information about the signaling conductors. 5. The electronic system of claim 4 , wherein the physical information is length of signaling conductors of the differential signal. 6. The electronic system of claim 1 , wherein the information is a data transmission rate requirement. 7. The electronic system of claim 1 , wherein the information is a fault in one phase of the differential signal. 8. The electronic system of claim 1 , wherein an amplitude of signal is lowered to reduce power. 9. The electronic system of claim 1 , wherein single ended data transmission is used to reduce power. 10. The electronic system of claim 1 , wherein the information is traffic on the differential signal. 11. The electronic system of claim 8 , wherein the controller configures the first electronic unit and the second electronic unit to effect a doze period on the differential signal responsive to detection of traffic on the differential signal being less than a traffic threshold.

Assignees

Inventors

Classifications

  • Arrangements for coupling to multiple lines, e.g. for differential transmission · CPC title

  • Reducing energy consumption in communication networks · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9325534B2 cover?
An electronic system having a power efficient differential signal between a first and second electronic unit. A controller uses information, such as compliance with data transmission rate requirement and bit error rate (BER) versus a BER threshold to control power modes such that a minimal amount of power is required. Amplitude of transmission and single ended or differential transmission of da…
Who is the assignee on this patent?
Ferraiolo Frank D, Gower Kevin C, Tremaine Robert B, and 2 more
What technology area does this patent fall under?
Primary CPC classification H04L25/0272. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 26 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).