Time-to-digital convertor-assisted phase-locked loop spur mitigation
US-9041444-B1 · May 26, 2015 · US
US9325328B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9325328-B2 |
| Application number | US-201414580943-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 23, 2014 |
| Priority date | Dec 27, 2013 |
| Publication date | Apr 26, 2016 |
| Grant date | Apr 26, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An oscillation circuit includes a voltage controlled oscillation circuit that includes a variable capacitance circuit provided with a variable capacitance element whose capacitance value is controlled on the basis of a control voltage and oscillates a vibrator so as to generate an oscillation signal, and a fractional N-PLL circuit that receives the oscillation signal generated by the voltage controlled oscillation circuit and includes a voltage controlled oscillator which controls an oscillation frequency on the basis of control input data (an integral division ratio and a fractional division ratio).
Opening claim text (preview).
What is claimed is: 1. An oscillation circuit comprising: a voltage controlled oscillation circuit that controls a frequency of an oscillation signal based on an input voltage; and a PLL circuit that receives the oscillation signal and includes an oscillator which controls an oscillation frequency based on control input data, wherein the oscillation signal is a signal with an amplitude smaller than that of a power supply voltage that is supplied to the oscillation circuit. 2. The oscillation circuit according to claim 1 , wherein the PLL circuit is a fractional N-PLL circuit. 3. The oscillation circuit according to claim 1 , wherein power supply voltages are supplied to the voltage controlled oscillation circuit and the oscillator of the PLL circuit from different power supplies. 4. The oscillation circuit according to claim 2 , wherein power supply voltages are supplied to the voltage controlled oscillation circuit and the oscillator of the PLL circuit from different power supplies. 5. The oscillation circuit according to claim 1 , wherein power supply voltages are supplied to the voltage controlled oscillation circuit and the oscillator of the PLL circuit from different power supplies. 6. An oscillator comprising: the oscillation circuit according to claim 1 ; and a vibrator that is oscillated by the voltage controlled oscillation circuit. 7. An oscillator comprising: the oscillation circuit according to claim 2 ; and a vibrator that is oscillated by the voltage controlled oscillation circuit. 8. An oscillator comprising: the oscillation circuit according to claim 3 ; and a vibrator that is oscillated by the voltage controlled oscillation circuit. 9. An electronic apparatus comprising the oscillation circuit according to claim 1 . 10. An electronic apparatus comprising the oscillation circuit according to claim 2 . 11. A moving object comprising the oscillation circuit according to claim 1 . 12. A moving object comprising the oscillation circuit according to claim 2 . 13. A frequency adjustment method of an oscillator which includes a vibrator; a voltage controlled oscillation circuit that includes a variable capacitance circuit provided with a variable capacitance element whose capacitance value is controlled based on an input voltage and oscillates the vibrator so as to generate an oscillation signal; and a PLL circuit that receives the oscillation signal and includes an oscillator which controls an oscillation frequency based on control input data, the method comprising: adjusting a frequency of the oscillation signal by changing a setting of the PLL circuit; and changing a capacitance value of the variable capacitance element by changing the input voltage without changing the setting of the PLL circuit so that the frequency of the oscillation circuit is adjusted. 14. The frequency adjustment method of the oscillator according to claim 13 , wherein the setting of the PLL circuit is a setting regarding an integral division ratio and a fractional division ratio.
concerning mainly the controlled oscillator of the loop · CPC title
the loop being adapted for reducing power consumption (H03L7/14 takes precedence) · CPC title
and comprising means for varying the frequency by a variable voltage or current · CPC title
Details of the phase-locked loop · CPC title
the means being an element with a variable capacitance, e.g. capacitance diode · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.