Multi-way doherty amplifier

US9325280B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9325280-B2
Application numberUS-67584908-A
CountryUS
Kind codeB2
Filing dateSep 2, 2008
Priority dateSep 3, 2007
Publication dateApr 26, 2016
Grant dateApr 26, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An electronic circuit has a multi-way Doherty amplifier. The multi-way Doherty amplifier comprises a two-way Doherty amplifier with a main stage and a first peak stage that are integrated in a semiconductor device; and at least one further peak stage implemented with a discrete power transistor.

First claim

Opening claim text (preview).

The invention claimed is: 1. An electronic circuit with a multi-way Doherty amplifier, wherein the multi-way Doherty amplifier comprises: a two-way Doherty amplifier comprising a main stage and a first peak stage that are integrated in a semiconductor device; at least one further peak stage implemented in a separate semiconductor device, a first half-wavelength line connecting an output of the Doherty amplifier to an output node, and a second half-wavelength line connecting an output of the at least one further peak stage to the output node. 2. The circuit of claim 1 , wherein the further peak stage is implemented with a discrete power transistor. 3. The circuit of claim 1 , further including an input network connected between an input node and each of the two-way Doherty amplifier and the at least one further peak stage, the input network being configured to provide an input at the input node to the respective Doherty amplifier and further peak stage at a predefined phase shift. 4. The circuit of claim 1 , further including an input network connected between an input node and to each of the two-way Doherty amplifier and the at least one further peak stage, the input network being configured to provide an input at the input node to the respective Doherty amplifier and further peak stage at a predefined phase shift, the first half-wavelength line connecting the output of the Doherty amplifier to the output node, and the second half-wavelength line connecting the output of the at least one further peak stage to the output node. 5. The circuit of claim 1 , further including the first half-wavelength line connecting the output of the Doherty amplifier to the output node, the second half-wavelength line connecting the output of the at least one further peak stage to the output node, and the impedance of the first and second half-wavelength lines being about equal to twice the resistance of a load connected to the output node. 6. The circuit of claim 1 , further including the first half-wavelength line connecting the output of the Doherty amplifier to the output node connected to a load, and the second half-wavelength line connecting the output of the at least one further peak stage to the output node, and wherein the resistance of the Doherty amplifier, the resistance of the at least one further peak stage, and the impedance of the first and second half-wavelength lines are about equal to twice the resistance of the load. 7. The circuit of claim 1 , wherein the main stage is integrated on a circuit with the first peak stage to transfer heat to the first peak stage, the first peak stage being configured to dissipate heat transferred from the main stage via the circuit. 8. The circuit of claim 1 , further including a quarter-wave connector that connects the input of the two-way Doherty amplifier, which is connected to both the main stage and first peak stage, to the input of the at least one further peak amplifier to effect a 90-degree phase shift between the amplifiers. 9. An electronic circuit with a multi-way Doherty amplifier, wherein the multi-way Doherty amplifier comprises: a two-way Doherty amplifier comprising a main stage and a first peak stage that are integrated in a semiconductor device; and at least one further peak stage implemented in a separate semiconductor device, wherein the semiconductor device and the separate semiconductor device are arranged together on a metal flange of a push-pull package. 10. An electronic circuit with a multi-way Doherty amplifier, wherein the multi-way Doherty amplifier comprises: a two-way Doherty amplifier comprising a main stage and a first peak stage that are integrated in a semiconductor device; and at least one further peak stage implemented in a separate semiconductor device; and an additional further peak stage implemented in a further separate semiconductor device, wherein the further peak stage and the additional further peak stage have different sizes. 11. A multi-way Doherty amplifier circuit comprising: a push-pull package; an input node; an output node connected to a load circuit; a two-way Doherty amplifier including a main stage circuit and a first peak stage circuit integrated on a common semiconductor substrate connected to the push-pull package to transfer heat between the main stage circuit and the first peak stage circuit; a second peak stage circuit comprising a discrete power transistor on a separate semiconductor substrate connected to the push-pull package to transfer heat between the two-way Doherty amplifier and the second peak stage circuit; an input network connected between the input node and each of the two-way Doherty amplifier and the second peak stage, the input network being configured to provide an input received at the input node to the Doherty amplifier and the second peak stage respectively at a predefined phase shift; a first half-wavelength line connecting an output of the Doherty amplifier to the output node; a second half-wavelength line connecting an output of the second peak stage to the output node; and wherein the resistance of the Doherty amplifier, the resistance of the at least one further peak stage, and the impedance of the first and second half-wavelength lines are about equal to twice the resistance of the load circuit. 12. The circuit of claim 11 , further comprising a third peak stage circuit comprising a discrete power transistor on another separate semiconductor substrate connected to the push-pull package to transfer heat between the third peak stage and each of the two-way Doherty amplifier and the second peak stage circuit, the third peak stage being of a different size than the second peak stage.

Assignees

Inventors

Classifications

  • Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements (wide-band amplifiers with inter-stage coupling networks incorporating these impedances H03F1/42) · CPC title

  • H03F1/0288Primary

    using a main and one or several auxiliary peaking amplifiers whereby the load is connected to the main amplifier using an impedance inverter, e.g. Doherty amplifiers · CPC title

  • the output amplifying stage of an amplifier comprising three power stages · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9325280B2 cover?
An electronic circuit has a multi-way Doherty amplifier. The multi-way Doherty amplifier comprises a two-way Doherty amplifier with a main stage and a first peak stage that are integrated in a semiconductor device; and at least one further peak stage implemented with a discrete power transistor.
Who is the assignee on this patent?
Blednov Igor, Van Der Zanden Josephus H B, Ampleon Netherlands Bv
What technology area does this patent fall under?
Primary CPC classification H03F1/0288. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 26 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).