Display apparatus
US-2024414942-A1 · Dec 12, 2024 · US
US9324882B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9324882-B2 |
| Application number | US-201514721779-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 26, 2015 |
| Priority date | Jun 6, 2012 |
| Publication date | Apr 26, 2016 |
| Grant date | Apr 26, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A thin film transistor containing at least, a gate electrode, a gate insulating film, an oxide semiconductor layer, source-drain electrode and a passivation film, in this order on a substrate. The oxide semiconductor layer is a laminate containing a first oxide semiconductor layer (IGZTO) and a second oxide semiconductor layer (IZTO). The second oxide semiconductor layer is formed on the gate insulating film, and the first oxide semiconductor layer is formed between the second oxide semiconductor layer and the passivation film. The contents of respective metal elements relative to the total amount of all the metal elements other than oxygen in the first oxide semiconductor layer are as follows; Ga: 8% or more and 30% or less; In: 25% or less, excluding 0%; Zn: 35% or more to 65% or less; and Sn: 5% or more to 30% or less.
Opening claim text (preview).
The invention claimed is: 1. A thin film transistor, comprising; a gate electrode, a gate insulating film, an oxide semiconductor layer, an etch stopper layer, a source-drain electrode, and a passivation film configured to protect the source-drain electrode, on a substrate in this order, wherein the oxide semiconductor layer is a laminate comprising: a first oxide semiconductor layer consisting of In, Ga, Zn, Sn, and O; and a second oxide semiconductor layer consisting of In, Zn, Sn, and O, wherein the contents of respective metal elements relative to the total amount of all the metal elements other than oxygen in the first oxide semiconductor layer are: In: smaller than or equal to 25 atomic %, excluding 0 atomic %; Ga: larger than or equal to 8.0 atomic % and smaller than or equal to 30 atomic %; Zn: larger than or equal ton 30.0 atomic % and smaller than or equal to 65 atomic %; and Sn: larger than or equal to 5 atomic % and smaller than or equal to 30 atomic %. 2. The thin film transistor according to claim 1 , wherein the contents of respective metal elements relative to the total amount of all the metal elements other than oxygen in the first oxide semiconductor layer are: In: smaller than or equal to 20 atomic %, excluding 0 atomic %; Ga: larger than or equal to 15 atomic % and smaller than or equal to 30 atomic %; Zn: larger than or equal to 35 atomic % and smaller than or equal to 65 atomic %; and Sn: larger than or equal to 8 atomic % and smaller than or equal to 30 atomic %. 3. The thin film transistor according to claim 1 , wherein a thickness of the second oxide semiconductor layer is larger than or equal to 0.5 nm. 4. A display device, comprising the thin film transistor according to claim 1 . 5. The thin film transistor according to claim 2 , wherein the second oxide semiconductor layer is formed on the gate insulating film; and the first oxide semiconductor layer is formed between the second oxide semiconductor layer and the etch stopper layer. 6. The thin film transistor according to claim 2 , wherein a thickness of the second oxide semiconductor layer is larger than or equal to 0.5 nm. 7. A display device, comprising the thin film transistor according to claim 2 . 8. The thin film transistor according to claim 1 , wherein the second oxide semiconductor layer is formed on the gate insulating film; and the first oxide semiconductor layer is formed between the second oxide semiconductor layer and the etch stopper layer.
being oxide semiconductor materials (Group IIB-VIA semiconductor materials H10P14/3424) · CPC title
Oxides · CPC title
using physical deposition, e.g. vacuum deposition or sputtering · CPC title
characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes · CPC title
Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.