Rotating coefficient filter
US-8937506-B2 · Jan 20, 2015 · US
US9323959B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9323959-B2 |
| Application number | US-201313848272-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 21, 2013 |
| Priority date | Mar 21, 2012 |
| Publication date | Apr 26, 2016 |
| Grant date | Apr 26, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A circuit that provides a rotating coefficient FIR filter with all necessary coefficient sets present at the same time, without the need for delay elements, devices providing for adjustable impedances, or buffers is described. An input signal is sampled in a round robin fashion by a plurality of switches and capacitors. The capacitors are connected directly to sets of impedance devices. Each set of impedance devices implements the coefficients of the desired frequency response of the filter, adjusted to compensate for the decay of samples in the capacitors between samples. The impedance devices in each set are connected to the capacitors in a different order from each other set, so that each set of impedance devices will produce the desired frequency response when a different one of the capacitor contains a new sample of the input signal. Switches connect the sets of impedance devices to an output and a virtual ground, only one switch being connected to the output at a time to provide the output signal.
Opening claim text (preview).
What is claimed is: 1. A circuit comprising: an input configured to receive an input signal; a plurality of sampling circuits arranged in parallel for sampling the input signal in response to a timing signal, each sampling circuit consisting of a capacitor and a switch that connects the capacitor to the input signal, the sampling circuits configured such that successive sampling circuits create samples of the input signal in time-delayed succession at pre-determined intervals;…
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.