Session slicing of mirrored packets
US-12184680-B2 · Dec 31, 2024 · US
US9319319B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9319319-B2 |
| Application number | US-201113989289-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 4, 2011 |
| Priority date | Nov 23, 2010 |
| Publication date | Apr 19, 2016 |
| Grant date | Apr 19, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A communication network traffic control element is disclosed which is arranged to receive traffic, such as voice and data, as a plurality of discrete traffic packets at an input and communicate the traffic as a serial traffic stream to an output. The traffic control element can include a receiver which is arranged to receive the traffic packets, and a processor which is arranged to communicate the serial traffic stream to the output. The processor can include a buffer to vary a traffic output rate from the processor independently of an input rate of traffic flow to the receiver.
Opening claim text (preview).
What is claimed is: 1. A communication network traffic control element which is arranged to receive traffic as a plurality of discrete traffic packets at an input and communicate the traffic as a serial traffic stream to an output, the traffic control element comprising: a receiver configured to receive discrete network traffic packets; a plurality of processors operating in parallel and an output associated with each processor, each of the processors being configured to process the traffic packets to convert the traffic packets to a serial traffic stream and communicate the serial traffic stream to the associated output; and a buffer included in each of the processors, said buffer being configured for receiving traffic packets from the receiver in accordance with a traffic request signal which is communicated from the buffer to the receiver, and for controlling a rate of traffic packet flow from the receiver to the processor to enable a rate of serial traffic output from the processor to be varied independently of a rate of traffic packet input to the receiver. 2. The communication network traffic control element according to claim 1 , further-comprising a library of traffic processing schemes which are selectively arranged to process the traffic before subsequent communication to the output. 3. The communication network traffic control element according to claim 2 , wherein one or more of the traffic processing schemes are uploaded to the processors for traffic processing. 4. The communication network traffic control element according to claim 1 , wherein the buffers are configured to temporarily hold the traffic packets from the receiver. 5. The communication network traffic control element according to claim 1 , wherein each of the buffers comprises a temporary memory store. 6. The communication network traffic control element according to claim 5 , further comprising a control device for controlling the traffic processing scheme which is to be applied to traffic. 7. The communication network traffic control element according to claim 6 , wherein the control device is configured to selectively determine the processing schemes which are to be uploaded to the respective processors. 8. The communication network traffic control element according to claim 1 , further comprising a control device for controlling the traffic processing scheme which is to be applied to traffic. 9. The communication network traffic control element according to claim 8 , wherein the control device is configured to selectively determine the processing scheme which is to be uploaded to each of the respective processors. 10. The communication network traffic control element according to claim 1 , wherein the processors are configured to convert traffic packets from the buffers to a serial traffic stream for subsequent communication to the outputs. 11. The communication network traffic control element according to claim 1 , wherein at least one of the processors comprises a field programmable gate array. 12. The communication network traffic control element according to claim 11 , wherein the communications protocol comprises an Internet Protocol or a Transmission Control Protocol, or a combination of both an Internet Protocol and a Trans mission Control Protocol. 13. The communication network traffic control element according to claim 1 , wherein the discrete traffic packets comprise traffic configured according to a communications protocol. 14. The communication network traffic control element according to claim 1 , wherein the traffic comprises packets which comprise data traffic or voice traffic or a combination of both. 15. A method of communicating traffic received as a plurality of discrete traffic packets at an input, to an output as a serial traffic stream, the method comprising: receiving a plurality of discrete traffic packets at a receiver; controlling a flow of traffic from the receiver to a buffer associated with a processor, said processor being one of a plurality of processors operating in parallel, an output being associated with each processor, said flow of traffic from the receiver to the buffer being in accordance with a traffic request signal which is communicated from the buffer to the receiver; converting the discrete traffic packets to a serial traffic stream using the processors; and communicating the traffic from the processor to its associated output at a traffic flow rate independently of a traffic flow rate into the receiver. 16. The method according to claim 15 , further comprising maintaining the buffer as a temporary memory store, such that as traffic is taken therefrom by the processor, further traffic is arranged to pass from the receiver into the buffer. 17. The method according to claim 15 , further comprising communicating the traffic request signal to the receiver in dependence on an availability of memory space within the buffer.
Related publications grouped by family.
Answers are generated from the same data shown on this page.