Management of Memory Access by Processors through High Bandwidth Interconnects to Memory Sub-Systems
US-2024372621-A1 · Nov 7, 2024 · US
US9316784B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9316784-B2 |
| Application number | US-201213479109-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 23, 2012 |
| Priority date | May 23, 2012 |
| Publication date | Apr 19, 2016 |
| Grant date | Apr 19, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An MCM may include a single optical routing layer that provides point-to-point connectivity among N chips in the MCM, such as all-to-all connectivity or full-mesh point-to-point connectivity. Moreover, the optical routing layer may include: N optical waveguides optically coupled to the N chips and a cyclic de-multiplexer, optically coupled to the N optical waveguides, that routes optical signals among the N optical waveguides without optical-waveguide crossing in the optical routing layer. For example, the cyclic de-multiplexer may include: an array-waveguide-grating (AWG) wavelength router and/or an echelle-grating wavelength router.
Opening claim text (preview).
What is claimed is: 1. A multi-chip module (MCM), comprising: N chips; and a single optical routing layer that provides point-to-point connectivity among the N chips, wherein the optical routing layer comprises: N input optical waveguides optically coupled to the N chips; N output optical waveguides optically coupled to the N chips; and a cyclic de-multiplexer, optically coupled to the N input optical waveguides, that receives optical signals from the N input optical waveguides without optical waveguide crossing in the optical routing layer, wherein the cyclic de-multiplexer is further optically coupled to the N output optical waveguides, that de-multiplexes the received optical signals into the N output optical waveguides without optical waveguide crossing in the optical routing layer. 2. The MCM of claim 1 , wherein the cyclic de-multiplexer includes an array-waveguide-grating (AWG) wavelength router. 3. The MCM of claim 1 , wherein the cyclic de-multiplexer includes an echelle-grating wavelength router. 4. The MCM of claim 1 , wherein the optical routing layer excludes non-blocking dedicated optical channels among the N chips. 5. The MCM of claim 1 , wherein the optical waveguides are edge coupled to the N chips. 6. The MCM of claim 1 , wherein the optical waveguides are optically coupled to the N chips without interlayer optical coupling. 7. The MCM of claim 1 , wherein the optical routing layer provides all-to-all connectivity among the N chips. 8. The MCM of claim 1 , further comprising a substrate, wherein the optical routing layer is disposed on the substrate. 9. The MCM of claim 8 , further comprising: a buried-oxide layer; and a semiconductor layer disposed on the buried-oxide layer, wherein the optical routing layer is disposed on the semiconductor layer; and wherein the substrate, the oxide layer, and the semiconductor layer comprise a silicon-on-insulator technology. 10. The MCM of claim 1 , wherein the optical signals used to communicate among the N chips in the MCM include at least N carrier wavelengths. 11. The MCM of claim 1 , wherein the point-to-point connectivity includes full-mesh point-to-point connectivity. 12. A system, comprising: a processor; a memory storing a program module that is configured to be executed by the processor; and an MCM, wherein the MCM includes: N chips; and a single optical routing layer that provides point-to-point connectivity among the N chips, wherein the optical routing layer comprises: N input optical waveguides optically coupled to the N chips; N output optical waveguides optically coupled to the N chips; and a cyclic de-multiplexer, optically coupled to the N input optical waveguides, that receives optical signals from the N input optical waveguides without optical waveguide crossing in the optical routing layer, wherein the cyclic de-multiplexer is further optically coupled to the N output optical waveguides, that de-multiplexes the received optical signals into the N output optical waveguides without optical waveguide crossing in the optical routing layer. 13. The system of claim 12 , wherein the cyclic de-multiplexer includes one of: an AWG wavelength router and an echelle-grating wavelength router. 14. The system of claim 12 , wherein the optical routing layer excludes non-blocking dedicated optical channels among the N chips. 15. The system of claim 12 , wherein the optical waveguides are edge coupled to the N chips. 16. The system of claim 12 , wherein the optical waveguides are optically coupled to the N chips without interlayer optical coupling. 17. The system of claim 12 , wherein the optical routing layer provides all-to-all connectivity among the N chips. 18. The system of claim 12 , further comprising: a substrate; a buried-oxide layer; and a semiconductor layer disposed on the buried-oxide layer, wherein the optical routing layer is disposed on the semiconductor layer; and wherein the substrate, the oxide layer, and the semiconductor layer comprise a silicon-on-insulator technology. 19. The system of claim 12 , wherein the optical signals used to communicate among the N chips in the MCM include at least N carrier wavelengths. 20. A method for communicating among N chips in an MCM, wherein the method comprises: receiving optical signals from the N chips using N input optical waveguides, wherein the N input optical waveguides are included in a single optical routing layer that provides point-to-point connectivity among the N chips, wherein the N chips are further coupled to N output optical waveguides; routing the optical signals to the N chips using a cyclic de-multiplexer that is optically coupled to the N input optical waveguides, wherein the cyclic de-multiplexer receives the optical signals from the N input optical waveguides without optical waveguide crossing in the optical routing layer; and outputting the optical signals to the N chips, wherein the cyclic de-multiplexer is further optically coupled to the N output optical waveguides, that de-multiplexes the received optical signals into the N output optical waveguides without optical waveguide crossing in the optical routing layer.
Arrangements comprising a plurality of opto-electronic elements and associated optical interconnections · CPC title
Grating · CPC title
comprising arrayed waveguide grating [AWG] devices, i.e. with a phased array of waveguides · CPC title
Diffractive elements having focusing properties, e.g. curved gratings (Rowland circle spectrometers G01J3/20) · CPC title
Diffractive elements operating in reflection · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.