Annealing for damage free laser processing for high efficiency solar cells
US-9214585-B2 · Dec 15, 2015 · US
US9312420B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9312420-B2 |
| Application number | US-201313767748-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 14, 2013 |
| Priority date | Apr 17, 2012 |
| Publication date | Apr 12, 2016 |
| Grant date | Apr 12, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A solar cell according to an embodiment of the invention includes a semiconductor substrate; an emitter layer formed at the semiconductor substrate, wherein the emitter layer includes a first portion of a first resistance and a second portion of a second resistance higher than the first resistance, wherein the first portion includes a first dopant and a second dopant having the same conductive type and the second portion including the second dopant; a passivation layer formed on the emitter layer, wherein the passivation layer includes the first dopant; and an electrode electrically connected to the first portion through the passivation layer.
Opening claim text (preview).
What is claimed is: 1. A method for manufacturing a solar cell, the method comprising: preparing a semiconductor substrate; forming a passivation layer comprising a first dopant on a surface of the semiconductor substrate; forming a selective emitter layer by locally heating a portion of the passivation layer; forming an electrode electrically connected to a first portion of the selective emitter layer after the forming of the selective emitter layer; and forming a layer for a dopant layer by doping a second dopant having a conductive type the same as the first dopant to one surface of the semiconductor substrate between the preparing of the semiconductor substrate and the forming of the passivation layer, wherein, in the forming of the selective emitter layer, the first dopant of the heated portion of the passivation layer is diffused into an inside of the semiconductor substrate by the locally heating to form the selective emitter layer, wherein the forming of the selective emitter layer is a separate process from the forming of the electrode, wherein the first dopant has a conductive type different from that of the semiconductor substrate, wherein the selective emitter layer comprises a first portion in contact with the electrode and a second portion other than the first portion, wherein, in the forming of the selective emitter layer, the portion of the passivation layer corresponding to the first portion of the selective emitter layer where the electrode is connected is heated, and wherein, in the forming of the selective emitter layer, the portion of the passivation layer corresponding to the first portion of the selective emitter layer being heated and the first dopant being diffused into the semiconductor substrate results in the first portion having a resistance lower than that of the second portion. 2. The method according to claim 1 , wherein, in the forming of the selective emitter layer, a laser is irradiated to the portion of the passivation layer corresponding to the first portion. 3. The method according to claim 1 , wherein, in the forming of the selective emitter layer, the portion of the passivation layer corresponding to the first portion is heated to a temperature of about 1200 to 1600° C. 4. The method according to claim 2 , wherein an opening is formed by the laser at the portion of passivation layer corresponding to the first portion in the forming of the selective emitter layer. 5. The method according to claim 1 , wherein the first dopant and the second dopant are different from each other. 6. The method according to claim 1 , wherein the first dopant comprises aluminum, wherein the second dopant comprises boron, and wherein the passivation layer comprises aluminum oxide. 7. The method according to claim 1 , wherein the first dopant comprises bismuth, wherein the second dopant comprises phosphorus, and wherein the passivation layer comprises bismuth oxide. 8. The method according to claim 1 , wherein a concentration of the first dopant at the first portion is higher than a concentration of the second dopant at the first portion. 9. The method according to claim 1 , wherein, in the forming of the layer for the dopant layer, a thermal diffusion method or an ion-implantation method is used. 10. The method according to claim 1 , wherein the first dopant is a p-type, wherein the first dopant comprises aluminum, and wherein the passivation layer comprises aluminum oxide. 11. The method according to claim 1 , wherein the first dopant is an n-type, wherein the first dopant comprises bismuth, and wherein the passivation layer comprises bismuth oxide. 12. The method according to claim 1 , wherein the passivation layer has a thickness of about 5 to 20 nm. 13. The method according to claim 1 , further comprising: forming a back passivation layer including a third dopant and being formed at another surface of the semiconductor substrate; and forming a back surface field layer by locally heating a portion of the back passivation layer, wherein the third dopant of the back passivation layer is diffused into an inside of the semiconductor substrate by the locally heating.
Monocrystalline silicon PV cells · CPC title
the coatings being antireflective or having enhancing optical properties · CPC title
Passivating · CPC title
The active layers comprising only Group IV materials · CPC title
Manufacture or treatment of devices covered by this subclass (patterning processes to connect thin photovoltaic cells in integrated devices, or assemblies of multiple devices, having photovoltaic cells H10F19/33; manufacture or treatment of encapsulations or containers for integrated devices, or assemblies of multiple devices, having photovoltaic cells H10F19/80; manufacture or treatment of integrated devices, or assemblies of multiple devices, comprising at least one element in which radiation controls the flow of current H10F39/00) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.