Display device

US9311842B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9311842-B2
Application numberUS-201213410766-A
CountryUS
Kind codeB2
Filing dateMar 2, 2012
Priority dateAug 23, 2011
Publication dateApr 12, 2016
Grant dateApr 12, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display device includes: a display panel including a display area, and a peripheral area disposed in the vicinity of the display area; a scan driver including a plurality of stages integrated on the peripheral area; a plurality of gate lines connected to the plurality of stages, respectively; and a plurality of pixel rows in the display area and connected with the plurality of gate lines, respectively. The plurality of stages and the plurality of pixel rows are each arranged in a first direction in a line, the peripheral area includes a fan-out region between the plurality of stages and the plurality of pixel rows, and at least one of the plurality of gate lines in the fan-out region is inclined with respect to the first direction, and a second direction perpendicular to the first direction.

First claim

Opening claim text (preview).

What is claimed is: 1. A display device, comprising: a display panel including a display area, and a peripheral area around the display area; a scan driver including a plurality of stages integrated on the peripheral area and arranged linearly in a first direction, each of the plurality of stages including a thin film transistor; a plurality of gate lines each connected to one of the plurality of stages; and a plurality of pixel rows linearly arranged in the first direction in the display area and respectively connected with the plurality of gate lines, wherein each of the pixel rows is matched to only one corresponding stage of the plurality of stages and only one gate line of the plurality of gate lines connects the only one corresponding stage to the corresponding each pixel row, the gate lines being sequentially arranged in the first direction and arranged in a same order as the plurality of stages matched with the gate lines, the peripheral area includes a fan-out region between a region including the plurality of stages and a region including the plurality of pixel rows, and at least one of the plurality of gate lines in the fan-out region is inclined with respect to the first direction, and inclined with respect to a second direction perpendicular to the first direction. 2. The display device of claim 1 , wherein: a first stage of the plurality of stages and a first pixel row of the plurality of pixel rows are connected to each other by one gate line of the plurality of gate lines, and the first stage and the first pixel row are misaligned in the second direction. 3. The display device of claim 2 , wherein: an uppermost stage of the plurality of stages and an uppermost pixel row of the plurality of pixel rows are misaligned in the second direction. 4. The display device of claim 3 , wherein: a first distance in the first direction between an upper edge of the first stage and an upper edge of the first pixel row is equal to or more than a first width in the first direction of the first stage. 5. The display device of claim 4 , wherein: a last stage of the plurality of stages and a last pixel row of the plurality of pixel rows are misaligned in the second direction. 6. The display device of claim 4 , wherein: a first width in the first direction of each of the plurality of stages is constant. 7. The display device of claim 6 , wherein: a first width in the first direction of each of the plurality of pixel rows is constant. 8. The display device of claim 7 , wherein: the first width of each of the plurality of stages and the first width of each of the plurality of pixel rows are equal to each other. 9. The display device of claim 7 , wherein: the first width of each of the plurality of stages and the first width of each of the plurality of pixel rows are different from each other. 10. The display device of claim 9 , wherein: at least one of the plurality of gate lines in the fan-out region extends parallel to the second direction. 11. The display device of claim 10 , wherein: a gate line of the plurality of gate lines in the fan-out region extends parallel to the second direction, and remaining gate lines other than the gate line of the plurality of gate lines form angles with respect to the second direction, and the angles increase in a direction away from the gate line. 12. The display device of claim 9 , wherein: an entire of the plurality of gate lines in the fan-out region extend inclined with respect to the second direction, and are parallel to each other. 13. The display device of claim 2 , wherein: an uppermost stage among the plurality of stages and an uppermost pixel row of the plurality of pixel rows are aligned in the second direction, or a last stage of the plurality of stages and a last pixel row of the plurality of pixel rows are aligned in the second direction. 14. The display device of claim 13 , wherein: a first distance in the first direction between an upper edge of the first stage and an upper edge of the first pixel row is equal to or more than a first width in the first direction of the first stage. 15. The display device of claim 13 , wherein: a first width in the first direction of each of the plurality of stages is constant. 16. The display device of claim 15 , wherein: a first width in the first direction of each of the plurality of pixel rows is constant. 17. The display device of claim 16 , wherein: the first width of each of the plurality of stages and the first width of each of the plurality of pixel rows are different from each other. 18. The display device of claim 17 , wherein: at least one of the plurality of gate lines in the fan-out region extends parallel to the second direction. 19. The display device of claim 1 , wherein: the plurality of pixel rows includes a first block including at least one pixel row and a second block including at least one pixel row different from the at least one pixel row of the first block, and a first width in the first direction of the pixel row in the first block and a first width in the first direction of the pixel row in the second block are different from each other. 20. The display device of claim 19 , wherein: the first width of the pixel row in the first block is the same as a first width in the first direction of a first stage of the plurality of stages. 21. The display device of claim 20 , wherein: a first width in the first direction of each of the plurality of stages is constant. 22. The display device of claim 20 , wherein: the plurality of stages includes the first stage, and a second stage different from the first stage, of which first widths in the first direction are different from each other. 23. The display device of claim 19 , wherein: the second block is below the first block in a plan view, the second block includes a dummy pixel, and the dummy pixel is in the peripheral area. 24. The display device of claim 23 , wherein: a stage of the plurality of stages connected with a pixel row of the second block through a gate line, includes the dummy stage. 25. The display device of claim 24 , wherein: a last pixel row of the second block and a last stage of the plurality of stages are aligned in the second direction. 26. The display device of claim 24 , further comprising: a reset stage below the plurality of stages in the plan view. 27. The display device of claim 26 , wherein: a lower edge of the reset stage and a lower edge of the last pixel row among the plurality of pixel rows are aligned in the second direction. 28. The display device of claim 1 , wherein: the plurality of stages includes a third block including at least one stage and a fourth block including at least one stage different from the at least one stage of the third block, and a first width in the first direction of a stage of the third block is different from a first width in the first direction of a stage of the fourth block. 29. The display device of claim 28 , wherein: the first width of the stage in the third block is the same as a first width in the first direction of a first pixel row in the plurality of pixel rows. 30. The display device of claim 29 , wherein: a first width in the first direction of each of the plurality of pixel rows is constant.

Assignees

Inventors

Classifications

  • Integration of the drivers onto the display substrate · CPC title

  • Details of drivers for scan electrodes · CPC title

  • Arrangement of scan or data electrode driver circuits at the periphery of a panel not inherent to a split matrix structure · CPC title

  • Details of dummy pixels or dummy lines in flat panels · CPC title

  • G09G3/2092Primary

    Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto (suitable for both CRT and flat panel G09G5/003; specific for a CRT G09G1/165) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9311842B2 cover?
A display device includes: a display panel including a display area, and a peripheral area disposed in the vicinity of the display area; a scan driver including a plurality of stages integrated on the peripheral area; a plurality of gate lines connected to the plurality of stages, respectively; and a plurality of pixel rows in the display area and connected with the plurality of gate lines, res…
Who is the assignee on this patent?
Baek Seung-Soo, Cho Se Hyoung, Kim Dong-Gyu, and 2 more
What technology area does this patent fall under?
Primary CPC classification G09G3/2092. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Apr 12 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).