Indirect acquisition of a signal from a device under test
US-12135353-B2 · Nov 5, 2024 · US
US9310788B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9310788-B2 |
| Application number | US-201414270084-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 5, 2014 |
| Priority date | Apr 11, 2011 |
| Publication date | Apr 12, 2016 |
| Grant date | Apr 12, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An output module for an industrial controller configurable to simplify setup and commissioning is disclosed. The output module includes configurable PWM outputs that may be scheduled to start at different times within the PWM period, that may be configured to generate a fixed number of PWM pulses, and that may have an extendable PWM period. The output terminals are configurable to enter a first state upon generation of a fault and further configurable to enter a second state after a configurable time delay following the fault being generated. The output module may receive inputs signals directly from another module and set output signals at the terminals responsive to these signals.
Opening claim text (preview).
We claim: 1. An output module for an industrial controller, comprising: a plurality of output terminals configured to generate an output signal; a memory device configured to store a series of instructions and a plurality of configuration parameters, wherein the configuration parameters define at least one pulse width modulated waveform and a fixed number of pulses; and a processor configured to execute the series of instructions to: read the configuration parameters, generate each pulse width modulated output waveform as a function of the configuration parameters, and output each pulse width modulated waveform at one of the output terminals, wherein the configuration parameters define at which of the plurality of output terminals each pulse width modulated waveform is output and at least one of the output terminals generates the pulse width modulated output waveform having the fixed number of pulses. 2. The output module of claim 1 wherein the configuration parameters define a minimum on time and a period for each pulse width modulated waveform and wherein the processor is further configured to: determine a desired on time for each pulse width modulated waveform, compare the desired on time to the minimum on time, generate a first pulse width modulated output waveform as a function of the configuration parameters if the desired on time is greater than or equal to the minimum on time, generate a second pulse width modulated output waveform as a function of the configuration parameters if the desired on time is less than the minimum on time, and output the first pulse width modulated output waveform and the second pulse width modulated output waveform at one of the output terminals. 3. The output module of claim 2 wherein the second pulse width modulated output includes a second period and wherein a duration of the second period is greater than a duration of the period stored in the configuration parameter and is determined as a function of a ratio between the minimum on time and the desired on time. 4. The output module of claim 1 , further comprising a scheduling module stored in the memory device, wherein the processor is further configured to execute the scheduling module to assign a start of an on time for a first of the pulse width modulated waveforms at a first time within a PWM period and a start of an on time for a second of the pulse width modulated waveforms at a second time within the PWM period and wherein the start of the on time for the second pulse width modulated waveform is set equal to an end of the on time for the first pulse width modulated waveform. 5. An output module for an industrial controller, comprising: a plurality of output terminals configured to generate an output signal; a memory device configured to store a series of instructions and a plurality of configuration parameters, wherein the configuration parameters define a minimum on time and a period for at least one pulse width modulated waveform; and a processor configured to execute the series of instructions to: read the configuration parameters, determine a desired on time for each pulse width modulated waveform, compare the desired on time to the minimum on time, generate a first pulse width modulated output waveform as a function of the configuration parameters if the desired on time is greater than or equal to the minimum on time, generate a second pulse width modulated output waveform as a function of the configuration parameters if the desired on time is less than the minimum on time, and output the first pulse width modulated output waveform and the second pulse width modulated output waveform at one of the output terminals. 6. The output module of claim 5 wherein the second pulse width modulated output includes a second period and wherein a duration of the second period is greater than a duration of the period stored in the configuration parameter and is determined as a function of a ratio between the minimum on time and the desired on time. 7. The output module of claim 6 wherein the second pulse width modulated output remains on for the minimum on time regardless of the desired on time and wherein the duration of the second period varies as the function of the ratio between the minimum on time and the desired on time. 8. The output module of claim 5 wherein the configuration parameters define at which of the plurality of output terminals each pulse width modulated waveform is output. 9. The output module of claim 5 wherein the configuration parameters define a fixed number of pulses and the processor is further configured to generate at least one of the pulse width modulated waveforms having the fixed number of pulses. 10. The output module of claim 5 , further comprising a scheduling module stored in the memory device, wherein the processor is further configured to execute the scheduling module to assign a start of an on time for a first of the pulse width modulated waveforms at a first time within the period and a start of an on time for a second of the pulse width modulated waveforms at a second time within the period and wherein the start of the on time for the second pulse width modulated waveform is set equal to an end of the on time for the first pulse width modulated waveform. 11. An output module for an industrial controller, comprising: a plurality of output terminals configured to generate an output signal; a memory device configured to store a series of instructions and a plurality of configuration parameters, wherein the configuration parameters define a fixed number of pulses for at least one pulse width modulated waveform; and a processor configured to execute the series of instructions to read the configuration parameters and generate at least one pulse width modulated output waveform having the fixed number of pulses. 12. The output module of claim 11 wherein the processor generates the pulse width modulated output waveform having the fixed number of pulses in response to an input signal. 13. The output module of claim 11 wherein the configuration parameters define a minimum on time and a period for at least one pulse width modulated waveform and wherein the processor is further configured to; determine a desired on time for each pulse width modulated waveform, compare the desired on time to the minimum on time, generate a first pulse width modulated output waveform as a function of the configuration parameters if the desired on time is greater than or equal to the minimum on time, generate a second pulse width modulated output waveform as a function of the configuration parameters if the desired on time is less than the minimum on time, and output the first pulse width modulated output waveform and the second pulse width modulated output waveform at one of the output terminals. 14. The output module of claim 13 wherein the second pulse width modulated output includes a second period and wherein a duration of the second period is greater than a duration of the period stored in the configuration parameter and is determined as a function of a ratio between the minimum on time and the desired on time. 15. The output module of claim 11 wherein the configuration parameters define at which of the plurality of output terminals each pulse width modulated waveform is output. 16. The output module of claim 11 , further comprising a scheduling module stored in the memory device, wherein the processor is further configured to execute the scheduling module to assign a start of an on time for a first of the pulse width modulated waveforms at a first time withi
Network multiprocessing · CPC title
where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine · CPC title
DNC distributed, decentralised nc, concurrent, multiprocessing · CPC title
Intelligent I-O, executes tasks independently from main cpu · CPC title
Input/output · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.