Junction field-effect floating gate memory switch with thin tunnel insulator

US9305650B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9305650-B2
Application numberUS-201414181427-A
CountryUS
Kind codeB2
Filing dateFeb 14, 2014
Priority dateFeb 14, 2014
Publication dateApr 5, 2016
Grant dateApr 5, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A dense binary memory switch device combines the function of a pass transistor and a memory cell and has low programming and operation voltages. The device includes a charge storage region coupled to a gate electrode through a gate dielectric layer and to a channel region through a tunneling dielectric layer. The charge storage region includes a floating gate charged by tunneled carriers from the channel region. Charge retention is facilitated by the band offset between the charge storage region and the tunneling dielectric layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A field-effect floating gate memory device comprising: a channel region having a conductivity type and adjoining an electrically insulating substrate; doped source and drain regions operatively associated with and having the same conductivity type as the channel region; a control gate; a floating gate for storing carriers from the channel region, the floating gate being positioned between the channel region and the control gate, the floating gate havin…

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9305650B2 cover?
A dense binary memory switch device combines the function of a pass transistor and a memory cell and has low programming and operation voltages. The device includes a charge storage region coupled to a gate electrode through a gate dielectric layer and to a channel region through a tunneling dielectric layer. The charge storage region includes a floating gate charged by tunneled carriers from t…
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification G11C16/10. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Apr 05 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).