Protected power management mode in a processor
US-2016342196-A1 · Nov 24, 2016 · US
Reconfigurable processor using power gating, compiler and compiling method thereof
US9304967B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9304967-B2 |
| Application number | US-201113213333-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 19, 2011 |
| Priority date | Jan 19, 2011 |
| Publication date | Apr 5, 2016 |
| Grant date | Apr 5, 2016 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Provided is a reconfigurable processor that may process a first type of operation in first mode using a first group of functional units, and process a second type of operation in second mode using a second group of functional units. The reconfigurable processor may selectively supply power to either the first group or the second group, in response to a mode-switch signal or a mode-switch instruction.
First claim
Opening claim text (preview).
What is claimed is: 1. A non-transitory computer-readable storage medium comprising a compiler for a reconfigurable processor that comprises a coarse-grained array (CGA) mode utilizing a CGA module comprising a first plurality of functional units and a very long instruction word (VLIW) mode utilizing a VLIW module comprising a second plurality of functional units, the compiler being configured to; detect a loop entry node that stores context for switching to a VLIW mode; in resp…
Assignees
Inventors
Classifications
Cross-Sectional Technologies · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
- G06F9/30083Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9304967B2 cover?
- Provided is a reconfigurable processor that may process a first type of operation in first mode using a first group of functional units, and process a second type of operation in second mode using a second group of functional units. The reconfigurable processor may selectively supply power to either the first group or the second group, in response to a mode-switch signal or a mode-switch instru…
- Who is the assignee on this patent?
- Yoo Sung-Joo, Cho Yeon-Gon, Egger Bernhard, and 4 more
- What technology area does this patent fall under?
- Primary CPC classification G06F9/30083. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Apr 05 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).